參數(shù)資料
型號(hào): MC92600
廠商: Motorola, Inc.
英文描述: High-speed, Full-duplex, Serial Data Interface(高速全雙工串行數(shù)據(jù)接口)
中文描述: 高速,全雙工,串行數(shù)據(jù)接口(高速全雙工串行數(shù)據(jù)接口)
文件頁(yè)數(shù): 25/82頁(yè)
文件大?。?/td> 1056K
代理商: MC92600
Chapter 3. WarpLink Receiver
3-3
WarpLink Receiver Interface Signals
Table 3-1. WarpLink Receiver Interface Signals
Signal Name
Description
Function
Direction
Active
State
RECV_n_7 through
RECV_n_0
Received byte (bits 7D0) Received and decoded data/control
byte.
The least signiTcant 8 bits of received
coded data in TBI mode.
Output
RECV_n_K
Special data indicator/
Received bit 8
Indicates that received byte is a special
control byte.
Received coded bit 8 in TBI mode.
Errors are coded using this signal. See
Section 3.7 for error codes.
Output
RECV_n_9
Received bit 9
Received coded bit 9 in TBI mode.
Unused in 8-bit mode.
Output
RECV_n_IDLE
Receiver idle detect
Indicates that the receiver detected an
idle character (operates in Byte and
TBI modes).
Errors are coded using this signal. See
Section 3.7 for error codes.
Output
RECV_n_ERR
Receiver error
Indicates that the receiver detected an
error. RECV_n_IDLE and RECV_n_K
must be decoded to determine error
condition. See Section 3.7 for error
codes.
Output
RECV_n_RCLK
Receiver recovered
Byte clock
Internally generated clock used for
reading receiver outputs when RCCE
is asserted.
Output
WSE_GEN
Word synchronization
Event generate
This signal when asserted coincident
with XMIT_n_K set low on all four links
invalidates current byte alignment and
word synchronization.
This signal also affects transmitter
operation. See Section 2.2.
Input
XMIT_n_K
Special data indicator
This signal when set low on all four
links coincident with WSE_GEN
asserted invalidates current byte
alignment and word synchronization.
This signal also affects transmitter
operation. See Section 2.2.
Input
TBIE
10-bit interface enable
Indicates that the receiver interface is
in 10-bit mode and that the 8B/10B
decoder is bypassed.
Input
High
HSE
half-speed enable
Indicates to operate link at half-speed.
Both data and link interfaces run at half
speed.
Input
High
WSE
Word synchronization
enable
Indicates that all four receivers are
being used in unison to receive
synchronized data.
Input
High
相關(guān)PDF資料
PDF描述
MC9S12DB128B MC9S12DT128B
MC9S12DB128BCFU MC9S12DT128B
MC9S12DB128BCPV MC9S12DT128B
MC9S12DB128BMFU MC9S12DT128B
MC9S12DB128BMPV MC9S12DT128B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92600JUB 功能描述:IC SERDES QUAD 1.25GBAUD 217PBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 串行器,解串行器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類(lèi)型:串行 輸出類(lèi)型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:管件
MC92600VMB 制造商:Freescale Semiconductor 功能描述:
MC92603VF 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)