參數(shù)資料
型號： MC92600
廠商： Motorola, Inc.
英文描述： High-speed, Full-duplex, Serial Data Interface(高速全雙工串行數(shù)據(jù)接口)
中文描述： 高速，全雙工，串行數(shù)據(jù)接口（高速全雙工串行數(shù)據(jù)接口）
文件頁數(shù)： 26/82頁
文件大?。?/td> 1056K
代理商： MC92600
3-4
MC92600 WarpLink Quad Users Manual
Alignment Modes
3.3 Alignment Modes
Warplink supports two types of alignment, byte alignment and word alignment. Byte
aligment deals with WarpLink being conTgured as four separate receivers. Word alignment
deals with four receivers being conTgured to work together.
3.3.1 Byte Alignment
The receiver supports four modes of byte alignment as deTned by the BSYNC_0 and
BSYNC_1 signals. As described in Table 3-2, there are four types of byte alignment modes:
byte alignment with realignment, byte alignment with fast alignment/realignment, byte
DDRE
Double data rate
enable
Indicates that the data interfaces are
running at double data rate (data is
output on the rising and falling edges
of clock.) Establishes DDR mode.
Input
High
BSYNC_0/
BSYNC_1
Byte alignment mode
Indicates the type of byte alignment to
employ in the receiver. See Section
3.3.1.
Input
RCCE
Recovered clock enable
Indicates that the output data is
synchronized to its recovered byte
clock. Otherwise output data is
synchronized to the reference clock.
Input
High
ADIE
Add/delete idle enable
Indicates that the receiver is free to
add/delete idle characters to/from the
output data stream to maintain
alignment.
Input
High
REPE
Repeater mode enable
When enabled, the transmitter obtains
transmit data from the receiver.
Input
High
TST_0/
TST_1
Test mode
Indicates operating/test mode of the
chip. See Chapter 5.
Input
REF_CLK
Reference clock
System reference clock to which the
receiver interfaces may be timed.
Provided frequency is dependent on
HSE and DDRE settings.
Input
RLINK_n_N/
RLINK_n_P
Link serial receive data
Differential serial receive data input
pads.
Input
Internal Signals
rx_clock
High speed transceiver
clock
Internal, differential high speed clock
used to transmit and receive link data.
Input
loop_back_data
Loop back data
Differential loop back receive data.
Input
repeat_data
Received repeat data
Repeater mode, received data to
re-transmit.
Output
Table 3-1. WarpLink Receiver Interface Signals (Continued)
Signal Name
Description
Function
Direction
Active
State
相關(guān)PDF資料
PDF描述
MC9S12DB128B MC9S12DT128B
MC9S12DB128BCFU MC9S12DT128B
MC9S12DB128BCPV MC9S12DT128B
MC9S12DB128BMFU MC9S12DT128B
MC9S12DB128BMPV MC9S12DT128B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92600JUB 功能描述:IC SERDES QUAD 1.25GBAUD 217PBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應商設備封裝:64-TQFP-EP（10x10） 包裝:管件
MC92600VMB 制造商:Freescale Semiconductor 功能描述:
MC92603VF 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-PDIP 包裝:管件
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*