
82
3803/3804 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Example of Master Transmission
An example of master transmission in the standard clock mode, at
the SCL frequency of 100 kHz and in the ACK return mode is
shown below.
Set a slave address in the high-order 7 bits of the I
2
C slave ad-
dress register and
“
0
”
into the RWB bit.
Set the ACK return mode and SCL = 100 kHz by setting
“
85
16
”
in the I
2
C clock control register (S2: address 0015
16
).
Set
“
00
16
”
in the I
2
C status register (S1: address 0013
16
) so
that transmission/reception mode can become initializing condi-
tion.
Set a communication enable status by setting
“
08
16
”
in the I
2
C
control register (S1D: address 0014
16
).
Confirm the bus free condition by the BB flag of the I
2
C status
register (S1: address 0013
16
).
Set the address data of the destination of transmission in the
high-order 7 bits of the I
2
C data shift register (S0: address
0011
16
) and set
“
0
”
in the least significant bit.
Set
“
F0
16
”
in the I
2
C status register (S1: address 0013
16
) to
generate a START condition. At this time, an SCL for 1 byte and
an ACK clock automatically occur.
Set transmit data in the I
2
C data shift register (S0: address
0011
16
). At this time, an SCL and an ACK clock automatically
occur.
When transmitting control data of more than 1 byte, repeat step
.
Set
“
D0
16
”
in the I
2
C status register (S1: address 0013
16
) to
generate a STOP condition if ACK is not returned from slave re-
ception side or transmission ends.
Example of Slave Reception
An example of slave reception in the high-speed clock mode, at
the SCL frequency of 400 kHz, in the ACK non-return mode and
using the addressing format is shown below.
Set a slave address in the high-order 7 bits of the I
2
C slave ad-
dress register and
“
0
”
in the RWB bit.
Set the no ACK clock mode and SCL = 400 kHz by setting
“
25
16
”
in the I
2
C clock control register (S2: address 0015
16
).
Set
“
00
16
”
in the I
2
C status register (S1: address 0013
16
) so
that transmission/reception mode can become initializing condi-
tion.
Set a communication enable status by setting
“
08
16
”
in the I
2
C
control register (S1D: address 0014
16
).
When a START condition is received, an address comparison is
performed.
When all transmitted addresses are
“
0
”
(general call):
AD0 of the I
2
C status register (S1: address 0013
16
) is set to
“
1
”
and an interrupt request signal occurs.
When the transmitted addresses agree with the address set in
:
AAS of the I
2
C status register (S1: address 0013
16
) is set to
“
1
”
and an interrupt request signal occurs.
In the cases other than the above AD0 and AAS of the I
2
C sta-
tus register (S1: address 0013
16
) are set to
“
0
”
and no interrupt
request signal occurs.
Set dummy data in the I
2
C data shift register (S0: address
0011
16
).
When receiving control data of more than 1 byte, repeat step
.
When a STOP condition is detected, the communication ends.