
15
3803/3804 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
MISRG
(1) Bit 0 of address 0010
16:
Oscillation stabilizing time set af-
ter STP instruction released bit
When the MCU stops the clock oscillation by the STP instruction
and the STP instruction has been released by an external interrupt
source, usually, the fixed values of Timer 1 and Prescaler 12
(Timer 1 = 01
16
, Prescaler 12 = FF
16
) are automatically reloaded
in order for the oscillation to stabilize. The user can inhibit the au-
tomatic setting by setting “1” to bit 0 of MISRG (address 0010
16
).
However, by setting this bit to “1”, the previous values, set just be-
fore the STP instruction was executed, will remain in Timer 1 and
Prescaler 12. Therefore, you will need to set an appropriate value
to each register, in accordance with the oscillation stabilizing time,
before executing the STP instruction.
Figure 12 shows the structure of MISRG.
(2) Bits 1, 2, 3 of address 0010
16:
Middle-speed Mode Auto-
matic Switch Function
In order to switch the clock mode of an MCU which has a sub-
clock, the following procedure is necessary:
set CPU mode register (003B
16
) --> start main clock oscillation -->
wait for oscillation stabilization --> switch to middle-speed mode
(or high-speed mode).
However, the 3803/3804 group has the built-in function which au-
tomatically switches from low to middle-speed mode either by the
SCL/SDA interrupt (only for the 3804 group) or by program.
G
Middle-speed mode automatic switch by SCL/SDA Interrupt
(only for 3804 group)
The SCL/SDA interrupt source enables an automatic switch when
the middle-speed mode automatic switch set bit (bit 1) of MISRG
(address 0010
16
) is set to “1”. The conditions for an automatic
switch execution depend on the settings of bits 5 and 6 of the I
2
C
start/stop condition control register (address 0016
16
). Bit 5 is the
SCL/SDA interrupt pin polarity selection bit and bit 6 is the SCL/
SDA interrupt pin selection bit. The main clock oscillation stabiliz-
ing time can also be selected by middle-speed mode automatic
switch wait time set bit (bit 2) of the MISRG.
G
Middle-speed mode automatic switch by program(for 3804/
3803 group)
The middle-speed mode can also be automatically switched by
program while operating in low-speed mode. By setting the
middle-speed automatic switch start bit (bit 3) of MISRG (address
0010
16
) to “1” in the condition that the middle-speed mode auto-
matic switch set bit is “1” while operating in low-speed mode, the
MCU will automatically switch to middle-speed mode. In this case,
the oscillation stabilizing time of the main clock can be selected by
the middle-speed automatic switch wait time set bit (bit 2) of
MISRG (address 0010
16
).
Fig.12 Structure of MISRG
M
(
M
I
S
I
R
S
G
G
R
:
a
d
d
r
e
s
s
0
0
1
0
1
6
)
O
r
e
s
l
0: Automatically set
“
01
16
”
to Timer 1,
“
FF
16
”
to Prescaler 12
1: Automatically set disabled
c
e
i
l
l
s
a
t
i
d
o
n
b
i
s
t
t
a
b
i
l
i
z
i
n
g
t
i
m
e
s
e
t
a
f
t
e
r
S
T
P
i
n
s
t
r
u
c
t
i
o
n
a
e
M
i
0: Not set automatically
1: Automatic switching enabled (Notes 1, 2)
d
d
l
e
-
s
p
e
e
d
m
o
d
e
a
u
t
o
m
a
t
i
c
s
w
i
t
c
h
s
e
t
b
i
t
M
i
0: 4.5 to 5.5 machine cycles
1: 6.5 to 7.5 machine cycles
d
d
l
e
-
s
p
e
e
d
m
o
d
e
a
u
t
o
m
a
t
i
c
s
w
i
t
c
h
w
a
i
t
t
i
m
e
s
e
t
b
i
t
M
(
D
i
d
e
0: Invalid
1: Automatic switch start (Note 2)
d
p
l
e
e
-
s
d
p
i
n
e
g
e
d
o
n
m
o
p
d
o
e
g
r
a
a
u
m
t
o
)
m
a
t
i
c
s
w
i
t
c
h
s
t
a
r
t
b
i
t
n
r
N
(
D
o
t
u
n
s
o
e
t
d
w
(
r
r
i
e
t
e
t
u
“
r
1
n
”
“
t
0
o
”
h
w
h
s
e
b
n
i
)
r
e
a
d
)
o
t
i
t
b7
b0
N
o
t
e
s 1:
D
u
w
a
h
c
r
i
l
i
i
n
c
d
e
c
u
g
h
o
n
r
n
a
,
o
t
o
l
y
u
t
p
t
h
e
m
f
o
o
m
e
r
a
i
r
t
i
d
h
t
i
l
u
o
n
l
e
e
c
e
-
3
s
s
i
s
8
w
o
n
p
l
o
e
c
C
w
d
g
h
P
-
r
s
m
o
t
o
U
p
e
o
p
m
m
e
d
.
i
o
d
e
m
o
o
d
n
e
g
,
i
o
t
i
S
s
C
p
o
/
s
S
s
D
i
b
A
l
e
i
a
n
u
t
e
t
r
o
r
m
u
a
t
t
.
i
c
T
a
l
l
i
y
s
t
i
o
s
s
v
t
d
t
a
a
e
4
i
t
f
w
i
t
L
p
h
0
u
2
:
W
o
s
d
d
d
e
l
e
r
-
e
s
g
p
i
e
s
e
t
e
d
r
m
(
3
o
B
1
d
e
6
)
f
c
r
h
o
m
a
g
l
o
e
w
.
-
s
p
e
e
d
m
o
d
e
v
n