- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370888 > M38047M8-XXXFP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M38047M8-XXXFP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 74/135頁 |
| 文件大?。?/td> | 2055K |
| 代理商： | M38047M8-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
74
3803/3804 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
The AL bit is set to
“
0
”
in one of the following conditions:
Executing a write instruction to the I
2
C data shift register (S0: ad-
dress 0011
16
)
When the ES0 bit is
“
0
”
At reset
Arbitration lost :The status in which communication as a master is dis-
abled.
Bit 4: SCL pin low hold bit (PIN)
This bit generates an interrupt request signal. Each time 1-byte
data is transmitted, the PIN bit changes from
“
1
”
to
“
0.
”
At the
same time, an interrupt request signal occurs to the CPU. The PIN
bit is set to
“
0
”
in synchronization with a falling of the last clock (in-
cluding the ACK clock) of an internal clock and an interrupt
request signal occurs in synchronization with a falling of the PIN
bit. When the PIN bit is
“
0,
”
the SCL is kept in the
“
0
”
state and
clock generation is disabled. Figure 69 shows an interrupt request
signal generating timing chart.
The PIN bit is set to
“
1
”
in one of the following conditions:
Executing a write instruction to the I
2
C data shift register (S0:
address 0011
16
). (This is the only condition which the prohibition
of the internal clock is released and data can be communicated
except for the start condition detection.)
When the ES0 bit is
“
0
”
At reset
When writing
“
1
”
to the PIN bit by software
The PIN bit is set to
“
0
”
in one of the following conditions:
Immediately after completion of 1-byte data transmission (includ-
ing when arbitration lost is detected)
Immediately after completion of 1-byte data reception
In the slave reception mode, with ALS =
“
0
”
and immediately af-
ter completion of slave address agreement or general call
address reception
In the slave reception mode, with ALS =
“
1
”
and immediately af-
ter completion of address data reception
Bit 5: Bus busy flag (BB)
This bit indicates the status of use of the bus system. When this
bit is set to
“
0,
”
this bus system is not busy and a START condition
can be generated. The BB flag is set/reset by the SCL, SDA pins
input signal regardless of master/slave. This flag is set to
“
1
”
by
detecting the START condition, and is set to
“
0
”
by detecting the
STOP condition. The condition of these detecting is set by the
START/STOP condition setting bits (SSC4
–
SSC0) of the I
2
C
START/STOP condition control register (S2D: address 0016
16
).
When the ES0 bit of the I
2
C control register (bit 3 of S1D, address
0014
16
) is
“
0
”
or reset, the BB flag is set to
“
0.
”
For the writing function to the BB flag, refer to the sections
“
START Condition Generating Method
”
and
“
STOP Condition Gen-
erating Method
”
described later.
[I
2
C Status Register (S1)] 0013
16
The I
2
C status register (S1: address 0013
16
) controls the I
2
C-BUS
interface status. The low-order 4 bits are read-only bits and the
high-order 4 bits can be read out and written to.
Set
“
0000
2
”
to the low-order 4 bits, because these bits become the
reserved bits at writing.
Bit 0: Last receive bit (LRB)
This bit stores the last bit value of received data and can also be
used for ACK receive confirmation. If ACK is returned when an
ACK clock occurs, the LRB bit is set to
“
0.
”
If ACK is not returned,
this bit is set to
“
1.
”
Except in the ACK mode, the last bit value of
received data is input. The state of this bit is changed from
“
1
”
to
“
0
”
by executing a write instruction to the I
2
C data shift register
(S0: address 0011
16
).
Bit 1: General call detecting flag (AD0)
When the ALS bit is
“
0
”
, this bit is set to
“
1
”
when a general call
whose address data is all
“
0
”
is received in the slave mode. By a
general call of the master device, every slave device receives con-
trol data after the general call. The AD0 bit is set to
“
0
”
by
detecting the STOP condition or START condition, or reset.
General call: The master transmits the general call address
“
00
16
”
to all
slaves.
Bit 2: Slave address comparison flag (AAS)
This flag indicates a comparison result of address data when the
ALS bit is
“
0
”
.
In the slave receive mode, when the 7-bit addressing format is
selected, this bit is set to
“
1
”
in one of the following conditions:
The address data immediately after occurrence of a START
condition agrees with the slave address stored in the high-or-
der 7 bits of the I
2
C slave address register.
A general call is received.
In the slave receive mode, when the 10-bit addressing format is
selected, this bit is set to
“
1
”
with the following condition:
When the address data is compared with the I
2
C slave ad-
dress register (8 bits consisting of slave address and RWB
bit), the first bytes agree.
This bit is set to
“
0
”
by executing a write instruction to the I
2
C
data shift register (S0: address 0011
16
) when ES0 is set to
“
1
”
or reset.
Bit 3: Arbitration lost
detecting flag (AL)
In the master transmission mode, when the SDA is made
“
L
”
by
any other device, arbitration is judged to have been lost, so that
this bit is set to
“
1.
”
At the same time, the TRX bit is set to
“
0,
”
so
that immediately after transmission of the byte whose arbitration
was lost is completed, the MST bit is set to
“
0.
”
The arbitration lost
can be detected only in the master transmission mode. When ar-
bitration is lost during slave address transmission, the TRX bit is
set to
“
0
”
and the reception mode is set. Consequently, it becomes
possible to detect the agreement of its own slave address and ad-
dress data transmitted by another master device.
相關PDF資料 |
PDF描述 |
|---|---|
| M38037M8-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38037M8-XXXSP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M3803 | Single Chip 8 Bits Microcomputer(8位單片機) |
| M3804 | Single Chip 8 Bits Microcomputer(8位單片機) |
| M38034 | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M38049FFFP#U0 | 制造商:Renesas Electronics Corporation 功能描述: |
| M38049FFLHP#U0 | 制造商:Renesas Electronics Corporation 功能描述: |
| M38049RLSS | 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標準包裝:1 系列:* 類型:* 適用于相關產(chǎn)品:* 所含物品:* |
| M3806 | 功能描述:電纜固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度: |
| M3806 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000' |
發(fā)布緊急采購，3分鐘左右您將得到回復。