參數(shù)資料
型號(hào)： M38047M8-XXXFP
廠商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機(jī)
文件頁(yè)數(shù)： 80/135頁(yè)
文件大?。?/td> 2055K
代理商： M38047M8-XXXFP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)
80
3803/3804 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
[I
2
C Special Mode Control Register (S3D)]
0017
16
The I
2
C special mode control register (S3D: address 0017
16
) con-
trols special functions such as occurrence timing of reception
interrupt request and extending slave address comparison to 3
bytes.
Bit 1: ACK interrupt control bit (ACKICON)
This bit controls the timing of I
2
C interrupt request occurrence at
completion of data receiving due to master reception or slave re-
ception.
When this bit is
“
0
”
, the SCL pin low hold bit (PIN) is set to
“
0
”
in
synchronization with the falling of the last SCL clock, including the
ACK clock. The SCL pin is simultaneously held low, and the I
2
C
interrupt request occurs.
When this bit is
“
1
”
and the ACK clock bit (ACK) is
“
1
”
, the SCL pin
low hold 2 flag (PIN2) is set to
“
0
”
in synchronization with the fall-
ing of the data
’
s last SCL clock, just before the ACK clock. The
SCL pin is simultaneously held low, and the I
2
C interrupt request
occurs again. The ACK bit can be changed after the contents of
data are confirmed by using this function.
Bit 2: I
2
C slave address control bit (MSLAD)
This bit controls a slave address. When this bit is
“
0
”
, only the I
2
C
slave address register 0 (address 0FF7
16
) becomes valid as a
slave address and a read/write bit.
When this bit is
“
1
”
, all of the I
2
C slave address registers 0 to 2
(addresses 0FF7
16
to 0FF9
16
) become valid as a slave address
and a read/write bit. In this case, when an address data agrees
with any one of the I
2
C slave address registers 0 to 2, the slave
address comparison flag (AAS) is set to
“
1
”
and the I
2
C slave ad-
dress comparison flag corresponding to the agreed I
2
C slave
address registers 0 to 2 is also set to
“
1
”
.
Bit 5: SCL pin low hold 2 flag set bit (PIN2IN)
Writing
“
1
”
to this bit initializes the SCL pin low hold 2 flag (PIN2)
to
“
1
”
.
When writing
“
0
”
, nothing is generated.
Bit 6: SCL pin low hold set bit (PIN2HD)
When the SCL pin low hold bit (PIN) becomes
“
0
”
, the SCL pin is
held low. However, the SCL pin low hold bit (PIN) cannot be set to
“
0
”
by software. The SCL pin low hold set bit (PIN2HD) is used to ,
hold the SCL pin in the low state by software. When writing
“
1
”
to
this bit, the SCL pin low hold 2 flag (PIN2) becomes
“
0
”
, and the
SCL pin is held low. When writing
“
0
”
, nothing occurs.
Bit 7: STOP condition flag clear bit (SPFCL)
Writing
“
1
”
to this bit initializes the STOP condition flag (SPCF) to
“
0
”
.
When writing
“
0
”
, nothing is generated.
Fig. 76 Structure of I
2
C special mode control register
b7
b0
I
2
C
(
S
s
D
p
e
:
c
a
i
a
d
l
r
m
e
o
s
d
e
0
0
c
1
o
7
1
n
t
6
)
r
o
l
r
e
g
i
s
t
e
r
3
d
s
STOP condition flag clear bit
(Note 2)
Writing
“
1
”
to this bit initializes the STOP
condition flag to
“
0
”
.
A
C
C
O
K
N
I
MS
L
A
D
PIN2IN
S
P
F
C
L
ACK interrupt control bit
0 : At communication completion
1 : At falling of ACK clock and communication
completion
Slave address control bit
0 : One-byte slave address compare mode
1 : Three-byte slave address compare mode
Not used
(return
“
0
”
when read)
Not used
(Fix this bit to
“
0
”
.)
SCL pin low hold 2 flag set bit
(Notes 1, 2)
Writing
“
1
”
to this bit initializes the SCL pin low
hold 2 flag to
“
1
”
.
PIN2-
HD
SCL pin low hold set bit
(Notes 1, 2)
When writing
“
1
”
to this bit, the SCL pin low
hold 2 flag becomes
“
0
”
and the S
CL
pin is held
low.
N
o
t
e
s
1
2:
:
D
r
o
t
u
n
r
o
n
t
“
w
0
r
”
i
t
w
e
“
e
1
”
t
r
o
e
a
t
h
d
e
s
e
b
i
t
s
s
i
m
u
l
t
a
n
e
o
u
s
l
y
.
e
h
n
Not used
(Fix this bit to
“
0
”
.)
相關(guān)PDF資料
PDF描述
M38037M8-XXXHP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38037M8-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M3803 Single Chip 8 Bits Microcomputer(8位單片機(jī))
M3804 Single Chip 8 Bits Microcomputer(8位單片機(jī))
M38034 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38049FFFP#U0 制造商:Renesas Electronics Corporation 功能描述:
M38049FFLHP#U0 制造商:Renesas Electronics Corporation 功能描述:
M38049RLSS 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類(lèi)型:* 適用于相關(guān)產(chǎn)品:* 所含物品:*
M3806 功能描述:電纜固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 類(lèi)型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度:
M3806 BK001 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000'
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*