
81
3803/3804 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Fig. 77 Address data communication format
Address Data Communication
There are two address data communication formats, namely, 7-bit
addressing format and 10-bit addressing format. The respective
address communication formats are described below.
7-bit addressing format
To adapt the 7-bit addressing format, set the 10BIT SAD bit of
the I
2
C control register (S1D: address 0014
16
) to
“
0
”
. The first 7-
bit address data transmitted from the master is compared with
the high-order 7-bit slave address stored in the I
2
C slave ad-
dress register. At the time of this comparison, address
comparison of the RWB bit of the I
2
C slave address register is
not performed. For the data transmission format when the 7-bit
addressing format is selected, refer to Figure 75, (1) and (2).
10-bit addressing format
To adapt the 10-bit addressing format, set the 10BIT SAD bit of
the I
2
C control register (S1D: address 0014
16
) to
“
1.
”
An ad-
dress comparison is performed between the first-byte address
data transmitted from the master and the 8-bit slave address
stored in the I
2
C slave address register. At the time of this com-
parison, an address comparison between the RWB bit of the
I
2
C slave address register and the R/W bit which is the last bit
of the address data transmitted from the master is made. In the
10-bit addressing mode, the RWB bit which is the last bit of the
address data not only specifies the direction of communication
for control data, but also is processed as an address data bit.
When the first-byte address data agree with the slave address,
the AAS bit of the I
2
C status register (S1: address 0013
16
) is
set to
“
1.
”
After the second-byte address data is stored into the
I
2
C data shift register (S0: address 0011
16
), perform an ad-
dress comparison between the second-byte data and the slave
address by software. When the address data of the 2 bytes
agree with the slave address, set the RWB bit of the I
2
C slave
address register to
“
1
”
by software. This processing can make
the 7-bit slave address and R/W data agree, which are re-
ceived after a RESTART condition is detected, with the value of
the I
2
C slave address register. For the data transmission for-
mat when the 10-bit addressing format is selected, refer to
Figure 77, (3) and (4).
S
S
l
a
v
e
a
d
d
r
e
s
s R
/
W
“
0
A
D
a
t
a
A/A
P
A
D
a
t
a
7
b
i
t
s
”
1
t
o
8
b
i
t
s
1 to 8 bits
(1
)
A
m
a
s
t
e
r
-
t
r
a
n
s
m
i
t
t
e
r
t
r
a
n
s
m
i
t
s
d
a
t
a
t
o
a
s
l
a
v
e
-
r
e
c
e
i
v
e
r
S
S
l
a
v
e
a
d
d
r
e
s
s R
/
W
“
1
A
D
a
t
a
A
P
A
D
a
t
a
7
b
i
t
s
”
1
t
o
8
b
i
t
s
1 to 8 bits
(2
)
A
m
a
s
t
e
r
-
r
e
c
e
i
v
e
r
r
e
c
e
i
v
e
s
d
a
t
a
f
r
o
m
a
s
l
a
v
e
-
t
r
a
n
s
m
i
t
t
e
r
7
b
i
t
s
“
0
”
8
b
i
t
s
(3
)
A
m
a
l
1
s
t
e
r
-
t
r
a
n
s
m
i
t
t
e
r
t
r
a
n
s
m
i
t
s
d
a
S
2
t
a
a
n
v
t
o
e
b
y
a
a
t
d
e
s
l
a
r
v
e
e
s
-
s
r
e
c
e
i
v
e
r
w
i
t
a
h
a
1
0
-
b
i
t
a
d
d
r
e
s
a
s
1
t
o
8
b
i
t
s
1 to 8 bits
S
R
/
W
A
S
a
t
v
7
e
b
a
i
d
t
s
d
r
e
s
s
s
l
d
s
d
A
A
D
t
a
D
t
a
P
A
/
A
7
b
i
t
s
“
0
”
8
b
i
t
s
(4
)
A
m
a
l
1
s
t
e
r
-
r
e
c
e
i
v
e
r
r
e
/
c
e
i
v
e
s
d
a
t
a
S
2
f
r
o
a
n
m
v
d
a
y
s
d
e
l
a
d
s
v
r
e
-
t
s
r
a
n
s
m
i
t
t
e
r
w
i
t
h
a
l
1
1
0
-
b
i
t
a
d
d
r
e
s
s
/
S
A
S
:
:
:
S
A
T
C
R
A
K
e
R
s
t
T
i
a
c
o
n
d
i
t
i
o
n
r
b
t
r
t
c
o
n
d
i
t
i
o
n
P
R
:
W
S
T
:
O
R
P
e
c
d
o
/
n
W
d
r
i
i
t
t
i
e
o
n
b
/
a
i
t
7
b
i
t
s
“
1
”
1 to 8 bits
1
t
o
8
b
i
t
s
S
R
W
A
S
a
t
v
7
e
b
a
i
d
t
s
d
r
e
s
s
s
l
e
b
a
t
e
s
A
S
r
S
a
t
v
7
e
b
a
i
d
t
s
d
r
e
s
s
s
R
W
A
D
a
t
a
D
a
t
a
P
A
:
M
a
s
t
e
r
t
o
s
l
a
v
e
:
S
l
a
v
e
t
o
m
a
s
t
e
r
A