- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358887 > LMX2471 (National Semiconductor Corporation) 3.6 GHz Delta-Sigma Fractional-N PLL with 1.7 GHz Integer-N PLL PDF資料下載
參數(shù)資料
| 型號： | LMX2471 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 3.6 GHz Delta-Sigma Fractional-N PLL with 1.7 GHz Integer-N PLL |
| 中文描述： | 3.6 GHz的Δ-Σ分?jǐn)?shù)N與1.7 GHz的整數(shù)N分頻PLL鎖相環(huán) |
| 文件頁數(shù)： | 35/36頁 |
| 文件大?。?/td> | 458K |
| 代理商： | LMX2471 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁
Programming Description
(Continued)
2.9 R8 REGISTER
23
22
21
20
19
18
17
16
15
DATA[19:0]
0
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
C3
1
C2
1
C1
1
C0
1
R8
0
0
0
0
DITH
[1:0]
0
0
0
0
0
PDCP
[1:0]
0
0
CPUD
[2:0]
0
The R8 Register controls some additional bits that may be useful in optimizing phase noise, lock time, and spurs.
2.9.1 CPUD[2:0] -- Charge Pump User Definition
This bit allows the user to choose from several different modes in the charge pump. The charge pump current is unaffected, but
the fractional spurs and phase noise are impacted by a few dB. In some designs, particularly if the loop bandwidth is wide and
a 4th order delta-sigma engine is used, small spurs may appear at a fraction of where the first fractional spur should appear. In
other designs, these sub-fractional spurs are not present. The user needs to use this adjustment to make these sub-fractional
spurs go away, while still getting the best phase noise possible.
CPUD
0
1
2
3
4
5
6
7
Mode Name
Reserved
Reserved
Minimum
Maximum
Reserved
Reserved
Reserved
Nominal
Phase Noise
N/A
N/A
Best
Worst
N/A
N/A
N/A
Medium
Sub-Fractional Spurs
N/A
N/A
Worst
Best
N/A
N/A
N/A
Medium
2.9.2 PDCP[1:0] -- Power Drive for Charge Pump
If this bit is enabled, the Fastlock current can be doubled during Fastlock. The charge pump current in steady state is unaffected.
States 0 and 1 should never be used.
PDCP
0
1
2
3
Fastlock Charge Pump Current
Reserved
Reserved
Double Fastlock Current
Disabled
2.9.3 DITH[1:0] -- Dithering Control
Dithering is a technique used to spread out the spur energy. Enabling dithering can reduce the main fractional spurs, but can also
give rise to a family of smaller spurs. Whether dithering helps or hurts is application specific. Enabling the dithering may also
increase the phase noise. In most cases where the fractional numerator is zero, dithering usually degrades performance.
Dithering tends to be most beneficial in applications where there is insufficient filtering of the spurs. This often occurs when the
loop bandwidth is very wide or a higher order delta-sigma modulator is used. Dithering tends not to impact the main fractional
spurs much, but has a much larger inpact on the sub-fractional spurs. If it is decided that dithering will be used, best results will
be obtained when the fractional denominator is at least 1000.
DITH
0
1
2
3
Dithering Mode Used
Dithering Enabled
Reserved
Reserved
Dithering Disabled
L
www.national.com
35
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2502LQ1635 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX2502LQX1635 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX2502 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX2505LQ1321 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2505LQX1321 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2471 WAF | 制造商:Texas Instruments 功能描述: |
| LMX2471SLEX | 功能描述:IC PLL LP 3.6GHZ/1.7GHZ 24-CSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2471SLEX/NOPB | 制造商:Texas Instruments 功能描述:PLL Dual 250MHz to 3600MHz 24-Pin LAM CSP T/R |
| LMX2485 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800MHz Integer PLL |
| LMX2485_0610 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。