- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358887 > LMX2471 (National Semiconductor Corporation) 3.6 GHz Delta-Sigma Fractional-N PLL with 1.7 GHz Integer-N PLL PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2471 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 3.6 GHz Delta-Sigma Fractional-N PLL with 1.7 GHz Integer-N PLL |
| 中文描述： | 3.6 GHz的Δ-Σ分?jǐn)?shù)N與1.7 GHz的整數(shù)N分頻PLL鎖相環(huán) |
| 文件頁數(shù)： | 24/36頁 |
| 文件大小： | 458K |
| 代理商： | LMX2471 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Programming Description
2.0 GENERAL PROGRAMMING INFORMATION
The descriptions below describe the 24-bit data registers loaded through the MICROWIRE Interface. These data registers are
used to program the R counter, the N counter, and the internal mode control latches. The data format of a typical 24-bit data
register is shown below. The control bits CTL [3:0] decode the register address. On the rising edge of LE, data stored in the shift
register is loaded into one of the appropriate latches (selected by address bits). Data is shifted in MSB first. Note that it is best
to program the N counter last, since doing so initializes the digital lock detector and Fastlock circuitry. Note that initialize means
it resets the counters, but it does NOT program values into these registers. Upon a cold power-up, it is necessary to program all
the registers. The exception is when 22-bit is not being used. In this case, it is not necessary to program the R7 register.
MSB
LSB
DATA [21:0]
CTL [3:0]
23
4
3
2
1
0
2.0.1 Register Location Truth Table
The control bits CTL [2:0] decode the internal register address. The table below shows how the control bits are mapped to the
target control register.
C3
x
0
0
0
0
1
1
1
1
C2
x
0
0
1
1
0
0
1
1
C1
x
0
1
0
1
0
1
0
1
C0
0
1
1
1
1
1
1
1
1
DATA Location
R0
R1
R2
R3
R4
R5
R6
R7
R8
2.0.2 Control Register Content Map
Because the LMX2471 registers are complicated, they are organized into two groups, basic and advanced. The first four registers
are basic registers that contain critical information necessary for the PLL to achieve lock. The last 5 registers are for features that
optimize spur, phase noise, and lock time performance. The next page shows these registers.
L
www.national.com
24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2502LQ1635 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX2502LQX1635 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX2502 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX2505LQ1321 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2505LQX1321 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2471 WAF | 制造商:Texas Instruments 功能描述: |
| LMX2471SLEX | 功能描述:IC PLL LP 3.6GHZ/1.7GHZ 24-CSP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2471SLEX/NOPB | 制造商:Texas Instruments 功能描述:PLL Dual 250MHz to 3600MHz 24-Pin LAM CSP T/R |
| LMX2485 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800MHz Integer PLL |
| LMX2485_0610 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。