參數(shù)資料
型號(hào): LMX2471
廠商: National Semiconductor Corporation
英文描述: 3.6 GHz Delta-Sigma Fractional-N PLL with 1.7 GHz Integer-N PLL
中文描述: 3.6 GHz的Δ-Σ分?jǐn)?shù)N與1.7 GHz的整數(shù)N分頻PLL鎖相環(huán)
文件頁(yè)數(shù): 32/36頁(yè)
文件大?。?/td> 458K
代理商: LMX2471
Programming Description
(Continued)
2.7 R6 REGISTER
REGISTER 23 22 21 20 19
18
17
16
15
14
13
12
11 10
9
8
7 6 5 4
3
2
1
0
DATA[19:0] ( Except for the RF_N Register, which is [22:0] )
0
RF_
CPT
CPP
CPT
CPP
C3 C2 C1 C0
1
0
R6
0
0
0
0
RF_
IF_
IF_
FDM
FM[1:0]
ATPU
[1:0]
OSC
2X
OSC
MUX
[3:0]
1
1
2.7.1 MUX[3:0] Frequency Out & Lock Detect MUX
These bits determine the output state of the Ftest/LD pin.
MUX[3:0]
Output Type
High Impedance
Push-Pull
Push-Pull
Push-Pull
Push-Pull
Push-Pull
Open Drain
Open Drain
Open Drain
Push-Pull
Push-Pull
Push-Pull
Push-Pull
Push-Pull
Push-Pull
Push-Pull
Output Description
Disabled
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
General purpose output, Logical “High” State
General purpose output, Logical “Low” State
RF & IF Digital Lock Detect
RF Digital Lock Detect
IF Digital Lock Detect
RF & IF Analog Lock Detect
RF Analog Lock Detect
IF Analog Lock Detect
RF & IF Analog Lock Detect
RF Analog Lock Detect
IF Analog Lock Detect
IF R Divider divided by 2
IF N Divider divided by 2
RF R Divider divided by 2
RF N Divider divided by 2
2.7.2 OSC -- Differential Oscillator Mode Enable
This bit selects between single-ended and differential mode for the OSCin and OSCout* pins. When this bit is set to 0, the RF R
and IF R counters are driven in a single-ended fashion through the OSCin pin. Note that the OSCin and OSCout* pin can not be
used to drive a crystal. When this bit is set to 1, the OSCin and OSCout* pins are used to drive these R counters differentially.
In some cases, spur performance may be better when this is set to differential mode, even if the R counters are being driven in
a single-ended fashion. Current consumption in differential mode is slightly higher than when in single-ended mode.
2.7.3 OSC2X -- Oscillator Doubler Enable
When this bit is set to 0, the oscillator doubler is disabled TCXO frequency presented to the IF R counter is unaffected. Phase
noise added by the doulber is negligible.
2.7.4 ATPU -- PLL Automatic Power Up
This word enables the PLLs to be automatically powered up when their respective registers are written to. Note that since the IF
Powerdown bit is in the IF register, there is no need to have an ATPU function activated by the R2 word.
ATPU
0
1
2
3
RF PLL
IF PLL
No auto power up
Powers up when R0 is written to
Powers up when R0 is written to
No auto power up
No auto power up
Powers up when R0 is written to
Reserved
L
www.national.com
32
相關(guān)PDF資料
PDF描述
LMX2502LQ1635 PLLatinum⑩ Frequency Synthesizer System with Integrated VCO
LMX2502LQX1635 PLLatinum⑩ Frequency Synthesizer System with Integrated VCO
LMX2502 PLLatinum⑩ Frequency Synthesizer System with Integrated VCO
LMX2505LQ1321 PLLatinu Dual Frequency Synthesizer System with Integrated VCOs
LMX2505LQX1321 PLLatinu Dual Frequency Synthesizer System with Integrated VCOs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2471 WAF 制造商:Texas Instruments 功能描述:
LMX2471SLEX 功能描述:IC PLL LP 3.6GHZ/1.7GHZ 24-CSP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2471SLEX/NOPB 制造商:Texas Instruments 功能描述:PLL Dual 250MHz to 3600MHz 24-Pin LAM CSP T/R
LMX2485 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800MHz Integer PLL
LMX2485_0610 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL