- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374300 > K9K8G08U0M (SAMSUNG SEMICONDUCTOR CO. LTD.) 1G x 8 Bit / 2G x 8 Bit NAND Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | K9K8G08U0M |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1G x 8 Bit / 2G x 8 Bit NAND Flash Memory |
| 中文描述： | 1克× 8位/第二代× 8位NAND閃存 |
| 文件頁數(shù)： | 7/49頁 |
| 文件大?。?/td> | 1215K |
| 代理商： | K9K8G08U0M |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
FLASH MEMORY
7
Preliminary
K9
WA
G08U1M
K9K8G08U0M
PIN DESCRIPTION
NOTE
: Connect all V
CC
and V
SS
pins of each device to common power supply outputs.
Do not leave V
CC
or V
SS
disconnected.
Pin Name
Pin Function
I/O
0
~ I/O
7
DATA INPUTS/OUTPUTS
The I/O pins are used to input command, address and data, and to output data during read operations. The I/
O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE
COMMAND LATCH ENABLE
The CLE input controls the activating path for commands sent to the command register. When active high,
commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE
ADDRESS LATCH ENABLE
The ALE input controls the activating path for address to the internal address registers. Addresses are
latched on the rising edge of WE with ALE high.
CE / CE1
CHIP ENABLE
The CE / CE1 input is the device selection control. When the device is in the Busy state, CE / CE1 high is
ignored, and the device does not return to standby mode in program or erase operation.
Regarding CE / CE1 control during read operation , refer to ’Page Read’ section of Device operation.
CE2
CHIP ENABLE
The CE2 input enables the second K9K8G08U0M
RE
READ ENABLE
The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid
tREA after the falling edge of RE which also increments the internal column address counter by one.
WE
WRITE ENABLE
The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of
the WE pulse.
WP
WRITE PROTECT
The WP pin provides inadvertent program/erase protection during power transitions. The internal high volt-
age generator is reset when the WP pin is active low.
R/B / R/B1
READY/BUSY OUTPUT
The R/B / R/B1 output indicates the status of the device operation. When low, it indicates that a program,
erase or random read operation is in process and returns to high state upon completion. It is an open drain
output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
Vcc
POWER
V
CC
is the power supply for device.
Vss
GROUND
N.C
NO CONNECTION
Lead is not internally connected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K9WAG08U1M | 1G x 8 Bit / 2G x 8 Bit NAND Flash Memory |
| K9S2808V0B | TV 29C 29#16 PIN RECP |
| K9S6408V0B | SmartMedia CARD |
| K9S6408V0C | SmartMedia CARD |
| K9S3208V0A | 4M x 8 bit SmartMedia Card |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K9K8G08U0M-PCB0000 | 制造商:Samsung Semiconductor 功能描述: |
| K9K8G08U1A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
| K9K8G08U1A-I | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
| K9K8G08U1M | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512M x 8 Bits / 1G x 8 Bits NAND Flash Memory |
| K9K8G08UOA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1G x 8 Bit / 2G x 8 Bit / 4G x 8 Bit NAND Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。