- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370785 > HYB25R128160C (SIEMENS AG) 128-MBit Direct RDRAM(128 M位直接RDRAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB25R128160C |
| 廠商： | SIEMENS AG |
| 英文描述： | 128-MBit Direct RDRAM(128 M位直接RDRAM) |
| 中文描述： | 128 - Mbit的直接的RDRAM（128米位直接的RDRAM） |
| 文件頁(yè)數(shù)： | 91/93頁(yè) |
| 文件大?。?/td> | 919K |
| 代理商： | HYB25R128160C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)
Data Book
91
2.00
Direct RDRAM
128/144-MBit (256K
×
16/18
×
32s)
row
ROW
ROW
ROWA
ROWR
RQ
RSL
SAM
SA
SBC
SCK
SD
SDEV
SDEVID
self-refresh
sense amp
SETF
SETR
SINT
SIO0,SIO1
SOP
SRD
SRP
SRQ
STBY
SVER
SWR
TCAS
TCLS
TCLSCAS
TCYCLE
TDAC
TEST77
TEST78
TRDLY
transaction
2
CBIT
dualocts of cells (bank/sense amp).
Pins for row-access control
ROWA or ROWR packets on ROW pins.
Activate packet on ROW pins.
Row operation packet on ROW pins.
Alternate name for ROW/COL pins.
Rambus Signaling Levels.
Sample (
I
OL
) command in XOP field.
Serial address packet for control register transactions w/ SA address field.
Serial broadcast field in SRQ.
CMOS clock pin.
Serial data packet for control register transactions w/ SD data field.
Serial device address in SRQ packet.
INIT register field - Serial device ID.
Refresh mode for PDN and NAP.
Fast storage that holds copy of bank’s row.
Set fast clock command from SOP field.
Set reset command from SOP field.
Serial interval packet for control register read/write transactions.
CMOS serial pins for control registers.
Serial opcode field in SRQ.
Serial read opcode command from SOP.
INIT register field - Serial repeat bit.
Serial request packet for control register read/write transactions.
Power state - ready for ROW packets.
Control register - stepping version.
Serial write opcode command from SOP.
TCLSCAS register field -
t
CAS
core delay.
TCLSCAS register field -
t
CLS
core delay.
Control register -
t
CAS
and
t
CLS
delays.
Control register -
t
CYCLE
delay.
Control register -
t
DAC
delay.
Control register - for test purposes.
Control register - for test purposes.
Control register -
t
RDLY
delay.
ROW,COL,DQ packets for memory access.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB 25M144180C | 144-MBit Direct RDRAM(144 M位直接RDRAM) |
| HYB25R144180C | 144-Mbit direct RDRAM(144 Mbit 直接 RDRAM) |
| HYB3116160BST-70 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3118160BST-70 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-60 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB3116160BSJ | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-60 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-70 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。