參數(shù)資料
型號(hào)： HYB25R128160C
廠商： SIEMENS AG
英文描述： 128-MBit Direct RDRAM(128 M位直接RDRAM)
中文描述： 128 - Mbit的直接的RDRAM（128米位直接的RDRAM）
文件頁(yè)數(shù)： 11/93頁(yè)
文件大?。?/td> 919K
代理商： HYB25R128160C
Data Book
11
2.00
Direct RDRAM
128/144-MBit (256K
×
16/18
×
32s)
Table 9
shows the COP field encoding. The device must be in the ATTN power state in order to
receive COLC packets. The COLC packet is used primarily to specify RD (read) and WR (write)
commands. Retire operations (moving data from the write buffer to a sense amp) happen
automatically. See
Figure 17
for a more detailed description.
The COLC packet can also specify a PREC command, which precharges a bank and its associated
sense amps. The RDA/WRA commands are equivalent to combining RD/WR with a PREC. RLXC
(relax) performs a power mode transition. See “Power State Management” on page 58.
Table 8
ROWA Packet and ROWR Packet Field Encodings
DM
1)
AV
ROP10…ROP0 Field
Name
Command Description
10 9
8
7
6
5
4
3
2:0
0
-
-
-
-
-
-
-
-
-
---
-
No operation.
1
1
Row address
ACT
Activate row R8 … R0 of bank BR4 … BR0 of
device and move device to ATTN
2)
.
1
0
1
1
0
0
0
x
3)
x
x
000 PRER
Precharge bank BR4 … BR0 of this device.
1
0
0
0
0
1
1
0
0
x
000 REFA
Refresh (activate) row REFR8 … REFR0 of bank
BR3 … BR0 of device.
Increment REFR if BR4 … BR0 = 1111 (see
Figure 50
).
1
0
1
0
1
0
1
0
0
x
000 REFP
Precharge bank BR4 … BR0 of this device after
REFA (see
Figure 50
).
1
0
x
x
0
0
0
0
1
x
000 PDNR
Move this device into the powerdown (PDN)
power state (see
Figure 47
).
1
0
x
x
0
0
0
1
0
x
000 NAPR
Move this device into the nap (NAP) power state
(see
Figure 47
).
1
0
x
x
0
0
0
1
1
x
000 NAPRC Move this device into the nap (NAP) power state
conditionally.
1
0
x
x
x
x
x
x
x
0
000 ATTN
2)
Move this device into the attention (ATTN) power
state (see
Figure 45
).
1
0
x
x
x
x
x
x
x
1
000 RLXR
Move this device into the standby (STBY) power
state (see
Figure 46
).
1
0
0
0
0
0
0
0
0
x
001 TCAL
Temperature calibrate this device (see
Figure 52
).
1
0
0
0
0
0
0
0
0
x
010 TCEN
Temperature calibrate/enable this device (see
Figure 52
).
1
0
0
0
0
0
0
0
0
0
000 NOROP No operation.
1)
The DM (Device Match signal) value is determined by the DR4T,DR4F, DR3 … DR0 field of the ROWA and
ROWR packets. See
Table 7
.
The ATTN command does not cause a RLX-to-ATTN transition for a broadcast operation (DR4T/DR4F = 1/1).
An “x” entry indicates which commands may be combined. For instance, the three commands
PRER/NAPRC/RLXR may be specified in one ROP value (011000111000).
2)
3)
相關(guān)PDF資料
PDF描述
HYB 25M144180C 144-MBit Direct RDRAM(144 M位直接RDRAM)
HYB25R144180C 144-Mbit direct RDRAM(144 Mbit 直接 RDRAM)
HYB3116160BST-70 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3118160BST-70 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BST-60 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB3116160BSJ 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BSJ-50 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BSJ-60 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BSJ-70 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BST-50 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*