- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370785 > HYB25R128160C (SIEMENS AG) 128-MBit Direct RDRAM(128 M位直接RDRAM) PDF資料下載
參數(shù)資料
| 型號： | HYB25R128160C |
| 廠商： | SIEMENS AG |
| 英文描述： | 128-MBit Direct RDRAM(128 M位直接RDRAM) |
| 中文描述： | 128 - Mbit的直接的RDRAM（128米位直接的RDRAM） |
| 文件頁數(shù)： | 14/93頁 |
| 文件大?。?/td> | 919K |
| 代理商： | HYB25R128160C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Direct RDRAM
128/144-MBit (256K
×
16/18
×
32s)
Data Book
14
2.00
DQ Packet Timing
Figure 4
shows the timing relationship of COLC packets with D and Q data packets. This document
uses a specific convention for measuring time intervals between packets: all packets on the ROW
and COL pins (ROWA, ROWR, COLC, COLM, COLX) use the trailing edge of the packet as a
reference point, and all packets on the DQA/DQB pins (D and Q) use the leading edge of the packet
as a reference point.
An RD or RDA command will transmit a dualoct of read data Q a time
t
CAC
later. This time includes
one to five cycles of round-trip propagation delay on the Channel. The
t
CAC
parameter may be
programmed to a one of a range of values (7, 8, 9, 10, 11, or 12
t
CYCLE
). The value chosen depends
upon the number of RDRAM devices on the Channel and the RDRAM timing bin. See
Figure 39
for
more information.
A WR or WRA command will receive a dualoct of write data D a time
t
CWD
later. This time does not
need to include the round-trip propagation time of the Channel since the COLC and D packets are
traveling in the same direction.
When a Q packet follows a D packet (shown in the left half of the figure), a gap (
t
CAC
–
t
CWD
) will
automatically appear between them because the
t
CWD
value is always less than the
t
CAC
value.
There will be no gap between the two COLC packets with the WR and RD commands which
schedule the D and Q packets.
When a D packet follows a Q packet (shown in the right half of the figure), no gap is needed between
them because the
t
CWD
value is less than the
t
CAC
value. However, a gap of
t
CAC
–
t
CWD
or greater
must be inserted between the COLC packets with the RD WR commands by the controller so the
Q and D packets do not overlap.
Figure 4
Read (Q) and Write (D) Data Packet - Timing for
t
CAC
= 7, 8, 9, 10, 11, or 12
t
CYCLE
DQA8...0
DQB8...0
Q (y1)
CAC
t
Q (b1)
SPA04208
CAC
t
Q (c1)
D (d1)
T25
T5
RD b1
This gap on the DQA/DQB pins appears automatically
ROW0
ROW2...
COL4...COL0
WR a1
CTM/CFM
T0
T1
T2
T3
T4
-
CWD
t
t
CAC
t
CWD
T15
T10
T6
T7
T8
T9
T11 T12 T13 T14
T20
T17
T16
T18 T19
T22
T21
This gap on the COL pins must be inserted by the controller
RD c1
CAC
t
t
CWD
-
CWD
t
WR d1
T35
T30
T27
T26
T28 T29
T32
T31
T33 T34
T37
T36
T38 T39
T42
T41
T40
T43 T44
T47
T46
T45
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB 25M144180C | 144-MBit Direct RDRAM(144 M位直接RDRAM) |
| HYB25R144180C | 144-Mbit direct RDRAM(144 Mbit 直接 RDRAM) |
| HYB3116160BST-70 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3118160BST-70 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-60 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB3116160BSJ | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-60 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-70 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
發(fā)布緊急采購，3分鐘左右您將得到回復。