- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384344 > GS1503-CFZ (Gennum Corporation) HD EMBEDDED AUDIO CODEC PDF資料下載
參數(shù)資料
| 型號： | GS1503-CFZ |
| 廠商： | Gennum Corporation |
| 元件分類： | Codec |
| 英文描述： | HD EMBEDDED AUDIO CODEC |
| 中文描述： | 高清嵌入式音頻編解碼 |
| 文件頁數(shù)： | 60/83頁 |
| 文件大?。?/td> | 815K |
| 代理商： | GS1503-CFZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
15879 - 4
60 of 83
G
Table 14: Demultiplex Mode Host Interface Registers
CONTROL
ITEM
NAME
DESCRIPTION
ADDRESS
BIT
R/W
DEFAULT
Video
VM_SEL
Video input format (external pin/internal register)
configuration select. When set LOW, the video input
format is configured via the VM[3:0] pins.
When set HIGH, the video input format is
configured via the "VM[3:0]" bits.
000
7
R/W
0
VIDEO_DET
Video signal detection flag. Set HIGH when 3
consecutive TRS are detected in the input video
signal.
6
R
0
CRC_ERR
Video input signal CRC error detection. Set HIGH
when a CRC error is detected in the input video
signal. This register is refreshed on every video
frame.
5
R
0
CRC_INS
Video CRC insertion. When set HIGH, the Luma and
Chroma line CRC words are re-calculated and
inserted into the output video signal.
4
R/W
1
VM[3:0]
Video input format selection.
See Table 10
. Valid
when "VM_SEL" is HIGH.
3-0
R/W
0
EXT_SEL
External EXTH/EXTF input select. When set LOW,
the EXTH and EXTF pins are configured as outputs.
When set HIGH, the GS1503 will insert TRS and
Line Numbers based on signals input at the EXTH
and EXTF pins.
001
3
R/W
0
SCRBYPASS
Scramble processing bypass select.
When set HIGH, the internal scrambler and NRZ(I)
encoder is bypassed.
NOTE: The status of the SCRBYPASS external pin is
not updated in this register. The value programmed
in this register is logical OR'd with the SCRBYPASS
external pin setting.
2
R/W
0
8BIT_SEL
8-bit input selection. When set HIGH, the GS1503
will accept an 8-bit input video signal.
1
R/W
0
DSCBYPASS
Descramble process bypass select.
When set HIGH, the internal SMPTE 292M
descrambler is bypassed.
NOTE: The status of the DSCBYPASS external pin is
not updated in this register. The value programmed
in this register is logical OR'd with the DSCBYPASS
external pin setting.
0
R/W
0
CRC_CNT[11:0]
CRC error accumulation. Reports the accumulated
number of CRC errors in one video frame.
006
007
3-0
7-0
R
0
RSV
Not used.
008
7-4
R/W
0
VBLK_INS
Vertical blanking enable. When set HIGH, the
output video vertical blanking will be set to 040h for
the Luma channel and 200h for the Chroma
channel.
3
R/W
0
HBLK_INS
Horizontal blanking enable. When set HIGH, the
output video horizontal blanking, including TRS,
line numbers and line CRC words, will be set to
040h for the Luma channel and 200h for the
Chroma channel.
NOTE: If blanking of line numbers and TRS words
is required, LN_INS and TRS_INS must be set
LOW.
2
R/W
0
相關PDF資料 |
PDF描述 |
|---|---|
| GS1508-CKAE3 | HDTV Cable Driver |
| GS1508-CTAE3 | HDTV Cable Driver |
| GS1511-CQR | HD-LINX -TM GS1511 HDTV Serial Digital Formatter |
| GS1511-CQRE3 | HD-LINX -TM GS1511 HDTV Serial Digital Formatter |
| GS1524A | GS1524A HD-LINX-RII Adaptive Cable Equalizer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS1504 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HDTV Adaptive Equalizer |
| GS1504_04 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HDTV Adaptive Equalizer |
| GS1504-CKD | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1504-CKDE3 | 制造商:Gennum Corporation 功能描述:High Performance Cable Equalizer 16-Pin SOIC N |
| GS1504-CTD | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HDTV Adaptive Equalizer |
發(fā)布緊急采購，3分鐘左右您將得到回復。