
15879 - 4
20 of 83
G
1.5.7 TRS Word Insertion
When TRS_INS bit 0 of Host Interface register 008h is set
HIGH, the GS1503 will insert TRS codes into the video data
stream. When set LOW, existing TRS codes will remain in
the output video stream.
When EXT_SEL bit 3 of Host Interface register 001h is set
HIGH, TRS codes will be inserted based on the timing of
EXTH and EXTF input signals.
1.6 AUDIO DATA PROCESSING
1.6.1 Digital Audio Input Format
The GS1503 will accept two audio input formats, AES/EBU
digital audio input and serial input, as listed in Table 3.
Serial input can be formatted in the following two modes.
See Figure 19:
24-bit Left Justified; MSB first
24-bit Right Justified; MSB last
The audio input format is configured using the AM[1:0]
external pins or via AM[1:0] bits 1-0 in Host Interface
register 010h. To configure the audio input format via the
Host Interface, AM_SEL bit 7 in Host Interface register 010h
must be set HIGH. The GS1503 will default to the AM[1:0]
external pin setting.
Fig. 19 Audio Input Formats
Register Settings
NAME
DESCRIPTION
ADDRESS
BIT
SETTING
DEFAULT
TRS_INS
TRS word insertion (1: Enabled)
008
0
1
1
Table 3: Audio Input Formats
AM[1:0]
AUDIO INPUT FORMAT
0
Serial audio input: 24-bit Left Justified; MSB first
1
Serial audio input: 24-bit Right Justified; MSB last
2
AES/EBU audio input
Register Settings
NAME
DESCRIPTION
ADDRESS
BIT
SETTING
DEFAULT
AM_SEL
0: External pin setting
1: Register setting
010
7
1
0
AM[1:0]
Audio input format selection (AM[1] is MSB)
1-0
See
Table 3
0
23
Channel 1
MSB
Channel 2
WCINA/WCINB
0
0
LSB
23
23
MSB
0
0
LSB
23
MODE1
MODE0
MODE2
(AES/EBU)
PSync
24-bit Audio Sample Word
V U C P
0
3 4
2728293031
Channel Status Bit
Validity Bit
User Data Bit
Parity Bit
PSync
24-bit Audio Sample Word
V U C P
0
3 4
2728293031