參數(shù)資料
型號(hào)： FDC37N958FRTQFP
廠商： Electronic Theatre Controls, Inc.
英文描述： DIODE ZENER SINGLE 200mW 5.1Vz 5mA-Izt 0.0588 2uA-Ir 2 SOD-323 3K/REEL
中文描述： 筆記本電腦的I / O控制器，具有增強(qiáng)型鍵盤(pán)和系統(tǒng)控制
文件頁(yè)數(shù)： 235/316頁(yè)
文件大?。?/td> 999K
代理商： FDC37N958FRTQFP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)當(dāng)前第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)
SMSC DS – FDC37N958FR
Page 229
Rev. 09/01/99
PS/2 Device Interface
PS/2 Logic Overview
The FDC37N958FR has four PS/2 serial ports
implemented in hardware which are directly
controlled by the on chip 8051. The hardware
implementation eliminates the need to bit bang
I/O ports to generate PS/2 ports. The PS/2 logic
allows the host to communicate to any serial
auxiliary devices compatible with the PS/2
interface through any one of four ports : EM, KB,
IM and PS2. There are two identical PS/2
channels, each containing a set of five operating
registers. Channel 1 (PS/2 Port 1) consists of
ports EM and KB and channel 2 (PS/2 Port 2)
consists of ports IM and PS2.
Each of the four PS/2 serial ports use a
synchronous serial protocol to communicate with
the auxiliary device. Each PS/2 port has two
signal lines : Clock and Data. Both signal lines
are bi-directional and imply open drain outputs.
A pull-up resistor (typically 3.3K) is connected to
the clock and data lines. This allows either the
FDC37N958FR PS/2 logic or the auxiliary device
to control both lines. Regardless, the auxiliary
device provides the clock for transmit and
receive operations. The serial packet is made
up of eleven bits, listed in order as they will
appear on the data line : start bit, eight data bits
(least significant bit first), odd parity, and stop
bit. Each bit cell is from 60
"
S to 100
"
S long.
The data is latched on the high to low transition
of the clock.
Transmitting to the Remote Auxiliary Device
The PS/2 serial protocol requires that the
auxiliary device respond to all transmissions that
it receives. The response will either be an 0XFA
or 0xEE. The response is stored in the PS/2
ports Receive register. Thus, after each
transmission the Receive register should contain
either 0xFA or 0xEE.
Note:
programmers details.
Refer to Application Note 6.19 for
Receiving from the Remote Auxiliary Device
A port is set to receive by selecting the port and
enabling the receiver. This is done by writing to
the CONTROL register. The PS/2 logic floats
the PS/2 port’s clock and data line when the port
is selected to receive. The auxiliary device
initiates the transfer by driving the data line low
and 12
"
S later driving the clock low. The
FDC37N958FR PS/2 Logic recognizes this as a
start bit. The auxiliary device proceeds by
transmitting ten more bits to the FDC37N958FR.
The PS/2 Logic latches the data on the high to
low transition of the clock. After the stop bit, the
PS/2 Logic drives the clock line low until the
Receive register is read by the 8051. If there is
no error in the transfer, the PS/2 logic sets the
Ready bit of the Status register, clears the Error
bit of Status register, and clears the Error
register. If, however, the receive operation does
not complete in 2 ms, the Error bit of the Status
register is set together with the RECTIMOUT bit
of the Error register, and the Ready bit is not set.
Note:
programmers details.
Refer to Application Note 6.19 for
相關(guān)PDF資料
PDF描述
FDC40-12D05 CONNECTOR,IDC PLUG,40 CONTACTS 1A,SHROUDED W/O EARS
FDC40-12D12 CONN,IDC,PLUG,50 CONTACTS, 1A,SHROUDED W/O EARS
FDC40-12D15 Isolated and Regulated 40 WATT Modular DC/DC Converters
FDC40-12D3305 Isolated and Regulated 40 WATT Modular DC/DC Converters
FDC40-12S05 Isolated and Regulated 40 WATT Modular DC/DC Converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FDC37N971TQFP WAF 制造商:SMSC 功能描述:
FDC37N972 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:Advanced Notebook I/O Controller with Enhanced Keyboard Control and System Management
FDC37N972FBGA 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
FDC37N972FBGA WAF 制造商:SMSC 功能描述:
FDC37N972TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*