參數(shù)資料
型號(hào): FDC37B787QF
廠商: SMSC Corporation
英文描述: Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
中文描述: 超級(jí)I / O與ACPI支持控制器,實(shí)時(shí)時(shí)鐘和消費(fèi)性紅外
文件頁數(shù): 148/249頁
文件大?。?/td> 932K
代理商: FDC37B787QF
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁當(dāng)前第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁
REGISTERS
The following registers can be accessed when in
configuration mode at Logical Device 8,
Registers B0-B3, B8 and F4, and when not in
configuration they can be accessed through the
Index and Data Register. All soft power
management configuration registers are battery
backed up and are reset on Vbat POR.
Soft Power Enable Registers
S
OFT
P
OWER
E
NABLE
R
EGISTER
1
(Configuration Register B0, Logical Device 8)
This register contains the enable bits for the
wake-up function of the nPowerOn bit. When
enabled, these bits allow their corresponding
function to turn on power to the system.
S
OFT
P
OWER
E
NABLE
R
EGISTER
2
(Configuration Register B1, Logical Device 8)
This register contains additional enable bits for
the wake-up function of the nPowerOn bit. When
enabled, these bits allow their corresponding
function to turn on power to the system. It also
contains OFF_EN: After power up, this bit
defaults to 1, i.e., enabled. This bit allows the
software to enable or disable the button control
of power off.
Soft Power Status Registers
Soft Power Status Register 1
(Configuration Register B2, Logical Device 8)
This register contains the status for the wake-up
events. Note: The status bit gets set if the
wakeup event occurs, whether or not it is
enabled as a wakeup function by setting the
corresponding bit in Soft Power Enable Register
1. However, only the enabled wakeup functions
will turn on power to the system.
Soft Power Status Register 2
(Configuration Register B3, Logical Device 8)
This register contains additional status for the
wake-up events. Note: The status bit gets set if
the wakeup event occurs, whether or not it is
enabled as a wakeup function by setting the
corresponding bit in Soft Power Enable Register
150
2. However, only the enabled wakeup functions
will turn on power to the system.
Soft Power Control Registers
WDT_CTRL
(Configuration Register F4, Logical Device 8)
This register is used for soft power management
and watchdog timer control. Bits [7:5] are for soft
power
management:
Stop_Cnt.
Delay 2 Time Set Register
(Configuration Register B8, Logical Device 8)
This register is used to set Delay 2 to value from
500msec to 32sec. The default value is
500msec.
The power button has an override event as
required by the ACPI specification. If the user
presses the power button for more than four
seconds while the system is in the working state,
a hardware event is generated and the system
will transition to the off state. There are status
bits and enable bits associated with this feature
in the PM1_BLK registers. See the ACPI
section.
This override event utilizes power button logic to
determine that the power button (Button_In) has
been pressed for more that four seconds. The
override enable/disable bit, PWRBTNOR_EN,
allows this override function to be turned on/off.
If enabled, this override event will result in setting
the override status bit, PWRBTNOR_STS (to be
cleared by writing a 1 to its bit position - writing a
0 has no effect), clearing the regular button
status bit, PWRBTN_STS, and generating an
event to be routed into the soft power
management logic to turn off the system. The
override status bit alerts the system upon power-
up that an override event was used to power
down the system, and will be used to properly
power-up the system.
Figure 11 shows the soft power management
logic with the override timer path from the button
input. The override timer counts while the button
is held (in the present implementation this would
be when the button input is high) and is cleared
SPOFF,
Restart_Cnt,
相關(guān)PDF資料
PDF描述
FDC37B78X Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
FDC37B80X PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37C665IR 3/5 Volt Advanced High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controller with Infranred Support
FDC37C665GT High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controllers
FDC37C666GT High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FDC37B787QFP 功能描述:輸入/輸出控制器接口集成電路 Enhanced Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
FDC37B78X 制造商:SMSC 制造商全稱:SMSC 功能描述:Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
FDC37B78X_07 制造商:SMSC 制造商全稱:SMSC 功能描述:Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
FDC37B802 制造商:Rochester Electronics LLC 功能描述:
FDC37B802QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk