- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381841 > FDC37B787QF (SMSC Corporation) Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR PDF資料下載
參數(shù)資料
| 型號(hào)： | FDC37B787QF |
| 廠商： | SMSC Corporation |
| 英文描述： | Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR |
| 中文描述： | 超級(jí)I / O與ACPI支持控制器，實(shí)時(shí)時(shí)鐘和消費(fèi)性紅外 |
| 文件頁數(shù)： | 119/249頁 |
| 文件大小： | 932K |
| 代理商： | FDC37B787QF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁當(dāng)前第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁
Stop Cycle Control
Once all IRQ/Data Frames have completed the
Host Controller will terminate IRQSER activity by
initiating a Stop Frame. Only the Host Controller
can initiate the Stop Frame. A Stop Frame is
indicated when the IRQSER is low for two or
three clocks. If the Stop Frame’s low time is two
clocks then the next IRQSER Cycle’s sampled
mode is the Quiet mode; and any IRQSER
device may initiate a Start Frame in the second
clock or more after the rising edge of the Stop
Frame’s pulse. If the Stop Frame’s low time is
three clocks then the next IRQSER Cycle’s
sampled mode is the Continuos mode; and only
the Host Controller may initiate a Start Frame in
the second clock or more after the rising edge of
the Stop Frame’s pulse.
Latency
Latency for IRQ/Data updates over the IRQSER
bus in bridge-less systems with the minimum
IRQ/Data Frames of seventeen, will range up to
96 clocks (3.84
μ
S with a 25MHz PCI Bus or
2.88uS with a 33MHz PCI Bus). If one or more
PCI to PCI Bridge is added to a system, the
latency for IRQ/Data updates from the secondary
or tertiary buses will be a few clocks longer for
synchronous buses, and approximately double
for asynchronous buses.
EOI/ISR Read Latency
Any serialized IRQ scheme has a potential
implementation issue related to IRQ latency. IRQ
latency could cause an EOI or ISR Read to
precede an IRQ transition that it should have
121
followed. This could cause a system fault. The
host interrupt controller is responsible for
ensuring that these latency issues are mitigated.
The recommended solution is to delay EOIs and
ISR Reads to the interrupt controller by the same
amount as the IRQSER Cycle latency in order to
ensure that these events do not occur out of
order.
AC/DC Specification Issue
All IRQSER agents must drive / sample IRQSER
synchronously related to the rising edge of PCI
bus clock. IRQSER (SIRQ) pin uses the
electrical specification of PCI bus. Electrical
parameters will follow PCI spec. section 4,
sustained tri-state.
Reset and Initialization
The IRQSER bus uses RESET_DRV as its reset
signal. The IRQSER pin is tri-stated by all agents
while RESET_DRV is active. With reset,
IRQSER Slaves are put into the (continuous)
IDLE mode. The Host Controller is responsible
for starting the initial IRQSER Cycle to collect
system’s IRQ/Data default values. The system
then follows with the Continuous/Quiet mode
protocol
(Stop
Frame
subsequent
IRQSER
Controller’s responsibility to provide the default
values to 8259’s and other system logic before
the first IRQSER Cycle is performed. For
IRQSER system suspend, insertion, or removal
application, the Host controller should be
programmed into Continuous (IDLE) mode first.
This is to guarantee IRQSER bus is in IDLE state
before the system configuration changes.
BIOS BUFFER
pulse
width)
It
for
Cycles.
is
Host
The chip contains one 245 type buffer that can be
used for a BIOS Buffer. If the BIOS buffer is not
used, then nROMCS must be tied high or pulled
up to Vcc with a resistor so as not to interfere with
the boot ROM. This function allows data
nROMCS
transmission from the RD bus to the SD bus or
from the SD bus to the RD bus. The direction of
the transfer is controlled by nROMOE. The enable
input, nROMCS, can be used to disable the
transfer and isolate the buses.
nROMOE
L
H
X
DESCRIPTION
RD[0:7] data to SD[0:7] bus
SD[0:7] data to RD[0:7]
Isolation
L
L
H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FDC37B78X | Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR |
| FDC37B80X | PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up |
| FDC37C665IR | 3/5 Volt Advanced High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controller with Infranred Support |
| FDC37C665GT | High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controllers |
| FDC37C666GT | High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controllers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FDC37B787QFP | 功能描述:輸入/輸出控制器接口集成電路 Enhanced Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| FDC37B78X | 制造商:SMSC 制造商全稱:SMSC 功能描述:Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR |
| FDC37B78X_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR |
| FDC37B802 | 制造商:Rochester Electronics LLC 功能描述: |
| FDC37B802QFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。