參數(shù)資料
型號(hào): FDC37B787QF
廠商: SMSC Corporation
英文描述: Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
中文描述: 超級(jí)I / O與ACPI支持控制器,實(shí)時(shí)時(shí)鐘和消費(fèi)性紅外
文件頁(yè)數(shù): 138/249頁(yè)
文件大?。?/td> 932K
代理商: FDC37B787QF
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)當(dāng)前第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)
Table 63 shows Bank 1, the second bank of
CMOS registers which contains an additional 128
bytes of general purpose CMOS registers.
140
All 128 bytes are directly writeable and readable
by the host.
Table 63 - Real Time Clock Address Map, Bank 1
REGISTER TYPE
R/W
Register 0-7F: General Purpose
ADDRESS
0-7F
REGISTER FUNCTION
Note: CMOS Bank 1 is relocatable via the RTC Mode Register and the Secondary Base Address (CR62
and CR63). See Configuration Section.
Time, Calendar and Alarm
The processor program obtains time and calendar
information by reading the appropriate locations.
The program may initialize the time, calendar and
alarm by writing to these locations. The contents of
the time, calendar, century and alarm bytes can be
in binary or BCD as shown in Table 64.
Before initializing the internal registers, the SET bit
in Register B should be set to a "1" to prevent
time/calendar updates from occurring. The
program initializes the ten locations in the binary or
BCD format as defined by the DM bit in Register
B. The SET bit may now be cleared to allow
updates.
The 12/24 bit in Register B establishes whether
the hour locations represent 1 to 12 or 0 to 23.
The 12/24 bit cannot be changed without
reinitializing the hour locations. When the 12 hour
format is selected, the high order bit of the hours
byte represents PM when it is a "1".
Once per second, the time, calendar and alarm
bytes, as well as the century byte switched to the
update logic to be advanced by one second and to
check for an alarm condition. If any of these bytes
are read at this time, the data outputs are
undefined. The update cycle time is shown in
Table 65. The update logic contains circuitry for
automatic end-of-month recognition as well as
automatic leap year compensation.
An alarm can be generated for day of month, day,
hour, minute, or seconds. The alarm may be used
in two ways. First, when the program inserts an
alarm time in the appropriate date, hours, minutes
and seconds alarm locations, the alarm interrupt is
initiated at the specified time each day if the alarm
enable bit is high. The second usage is to insert a
"don't care" state in one or more of three alarm
bytes. The "don't care" code is any hexadecimal
byte from C0 to FF inclusive. That is the two most
significant bits of each byte, when set to "1", create
a "don't care" situation. An alarm interrupt each
hour is created with a "don't care" code in the
hours and date alarm location. Similarly, an alarm
is generated every minute with "don't care" codes
in the hours, date and minutes alarm bytes. The
"don't care" codes in all three alarm bytes create
an
interrupt
every
second.
相關(guān)PDF資料
PDF描述
FDC37B78X Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
FDC37B80X PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37C665IR 3/5 Volt Advanced High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controller with Infranred Support
FDC37C665GT High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controllers
FDC37C666GT High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FDC37B787QFP 功能描述:輸入/輸出控制器接口集成電路 Enhanced Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
FDC37B78X 制造商:SMSC 制造商全稱:SMSC 功能描述:Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
FDC37B78X_07 制造商:SMSC 制造商全稱:SMSC 功能描述:Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
FDC37B802 制造商:Rochester Electronics LLC 功能描述:
FDC37B802QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk