- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376976 > DS3112N RECT BRIDGE GPP 15A 600V GBJ PDF資料下載
參數(shù)資料
| 型號： | DS3112N |
| 英文描述： | RECT BRIDGE GPP 15A 600V GBJ |
| 中文描述： | 坦佩化T3/E3復(fù)用器3.3化T3/E3成幀器和M13/E13/G.747復(fù)用器 |
| 文件頁數(shù)： | 88/135頁 |
| 文件大小： | 585K |
| 代理商： | DS3112N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當(dāng)前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
DS3112
88 of 135
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit #
Name
Default
Note:
Bits that are underlined are read-only; all other bits are read-write.
Bit 0/Real-Time Synchronization Status (SYNC).
Read-only real-time status of the synchronizer (this
bit is not latched). Will be set when the incoming pattern matches for 32 consecutive bit positions. Will
be cleared when six or more bits out of 64 are received in error.
Bit 1/BERT Error Counter Overflow (BECO).
A latched read-only event-status bit that is set when the
24-bit BERT Error Counter (BEC) saturates. Cleared when read and will not be set again until another
overflow occurs (i.e., the BEC counter must be cleared and allowed to overflow again). The setting of this
status bit can cause a hardware interrupt to occur if the IEOF bit in BERT Control Register 0 is set to a
one and the BERT bit in the Interrupt Mask for MSR (IMSR) register is set to a one. The interrupt will be
allowed to clear when this bit is read (Figure 8.2A).
Bit 2/BERT Bit Counter Overflow (BBCO).
A latched read-only event-status bit that is set when the
32-bit BERT Bit Counter (BBC) saturates. Cleared when read and will not be set again until another
overflow occurs (i.e., the BBC counter must be cleared and allowed to overflow again). The setting of
this status bit can cause a hardware interrupt to occur if the IEOF bit in BERT Control Register 0 is set to
a one and the BERT bit in the Interrupt Mask for MSR (IMSR) register is set to a one. The interrupt will
be allowed to clear when this bit is read (Figure 8.2A).
Bit 3/Bit Error Detected (BED).
A latched read-only event status bit that is set when a bit error is
detected. The receive BERT must be in synchronization for it to detect bit errors. This bit will be cleared
when read. The setting of this status bit can cause a hardware interrupt to occur if the IEBED bit in BERT
Control Register 0 is set to a one and the BERT bit in the Interrupt Mask for MSR (IMSR) register is set
to a one. The interrupt will be allowed to clear when this bit is read (Figure 8.2A).
Bit 4/Receive Loss Of Synchronization (RLOS).
A latched read-only alarm-status bit that is set
whenever the receive BERT begins searching for a pattern. Once synchronization is achieved, this bit will
remain set until read. A change in this status bit (i.e., the synchronizer goes into or out of
synchronization) can cause a hardware interrupt to occur if the IESYNC bit in BERT Control Register 0
is set to a one and the BERT bit in the Interrupt Mask for MSR (IMSR) register is set to a one. The
interrupt will be allowed to clear when this bit is read (Figure 8.2A).
Bit 5/Receive All Zeros (RA0).
A latched read-only alarm-status bit that is set when 31 consecutive
zeros are received. Allowed to be cleared once a one is received.
BERTEC0
BERT 24-Bit Error Counter (lower) and Status Information
7Ch
7
6
5
4
3
2
1
0
n/a
-
RA1
-
RA0
-
RLOS
-
BED
-
BBCO
-
BECO
-
SYNC
-
15
14
13
12
11
10
9
8
BEC7
0
BEC6
0
BEC5
0
BEC4
0
BEC3
0
BEC2
0
BEC1
0
BEC0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3112RD | RECT BRIDGE GPP 15A 800V GBJ |
| DS3134 | Chateau Channelized T1 And E1 And HDLC Controller |
| DS3160 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS3171 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3171N | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3112N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112N+W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112NC1 | 制造商:Maxim Integrated Products 功能描述:T3 E3 MULTIPLEXER, 3.3V T3/E3 FRAMER AND M13/E13/G.747 MUX - Rail/Tube |
| DS3112ND1E | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS3112RD | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。