- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376976 > DS3112N RECT BRIDGE GPP 15A 600V GBJ PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3112N |
| 英文描述： | RECT BRIDGE GPP 15A 600V GBJ |
| 中文描述： | 坦佩化T3/E3復(fù)用器3.3化T3/E3成幀器和M13/E13/G.747復(fù)用器 |
| 文件頁(yè)數(shù)： | 52/135頁(yè) |
| 文件大小： | 585K |
| 代理商： | DS3112N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)
DS3112
52 of 135
Bit 3/T3 C-Bit Parity Error Insert (T3CPBEI).
A zero to one transition on this bit will cause a single
T3 C-Bit parity error event to be inserted into the transmit data stream. A T3 parity event is defined as
flipping the proper polarity of all three CP bits in a T3 Frame. (See Section 15.2 for details about the CP
bits.) Once this bit has been toggled from a zero to a one, the device waits for the next T3 frame to flip
the three CP bits. This bit must be cleared and set again for a subsequent error to be inserted. Toggling
this bit has no affect when the T3 framer is not operated in the C-Bit parity mode (See Section 4.2 for
details about the C-Bit Parity mode.) or when the device is operated in the E3 mode. In the Manual Error
Insert mode (MEIMS = 1), errors will be inserted on each toggle of the FTMEI input signal as long as this
bit is set high. When this bit is set low, no errors will be inserted.
Bit 4/Frame Bit Error Insert (FBEI).
A zero to one transition on this bit will cause the transmit framer
to generate framing bit errors. The type of framing bit errors inserted is controlled by the FBEIC0 and
FBEIC1 bits (see discussion below). Once this bit has been toggled from a 0 to a 1, the device waits for
the next possible framing bit to insert the errors. This bit must be cleared and set again for a subsequent
error to be inserted. In the Manual Error Insert mode (MEIMS = 1), errors will be inserted on each toggle
of the FTMEI input signal as long as this bit is set high. When this bit is set low, no errors will be
inserted.
Bits 5 and 6/Frame Bit Error Insert Control Bits 0 and 1 (FBEIC0 and FBEIC1).
FBEIC1
FBEIC0
TYPE OF FRAMING BIT ERROR INSERTED
T3 Mode:
A single F-bit error
E3 Mode:
A single FAS word of 1111000000 is generated instead of the
normal FAS word, which is 1111010000 (i.e., only 1 bit inverted)
T3 Mode:
A single M-bit error
E3 Mode:
A single FAS word of 0000101111 is generated instead of the
normal FAS word, which is 1111010000 (i.e., all FAS bits are inverted)
T3 Mode:
Four consecutive F-bit errors (causes the far end to lose
synchronization)
E3 Mode:
Four consecutive FAS words of 1111000000 are generated instead
of the normal FAS word, which is 1111010000 (i.e., only 1 bit inverted; causes
the far end to lose synchronization)
T3 Mode:
Three consecutive M-bit errors (causes the far end to lose
synchronization)
E3 Mode:
Four consecutive FAS words of 0000101111 are generated instead
of the normal FAS word, which is 1111010000 (i.e., all FAS bits are inverted;
causes the far end to lose synchronization)
Bit 7/Manual Error Insert Mode Select (MEIMS).
When this bit is set low, the device will insert errors
on each 0 to 1 transition of the BPVI, EXZI, T3PBEI, T3CPBEI, or FBEI control bits. When this bit is set
high, the device will insert errors on each 0 to 1 transition of the FTMEI input signal. The appropriate
BPVI, EXZI, T3PBEI, T3CPBEI, or FBEI control bit must be set to one for this to occur. If all of the
BPVI, EXZI, T3PBEI, T3CPBEI, and FBEI control bits are set to zero, no errors are inserted.
0 = use zero to one transition on the BPVI, EXZI, T3PBEI, T3CPBEI, or FBEI control bits to insert
errors
1 = use zero to one transition on the FTMEI input signal to insert errors
0
0
0
1
1
0
1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3112RD | RECT BRIDGE GPP 15A 800V GBJ |
| DS3134 | Chateau Channelized T1 And E1 And HDLC Controller |
| DS3160 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS3171 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3171N | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3112N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112N+W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112NC1 | 制造商:Maxim Integrated Products 功能描述:T3 E3 MULTIPLEXER, 3.3V T3/E3 FRAMER AND M13/E13/G.747 MUX - Rail/Tube |
| DS3112ND1E | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS3112RD | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。