參數(shù)資料
型號： DS3112N
英文描述： RECT BRIDGE GPP 15A 600V GBJ
中文描述： 坦佩化T3/E3復(fù)用器3.3化T3/E3成幀器和M13/E13/G.747復(fù)用器
文件頁數(shù)： 38/135頁
文件大?。?/td> 585K
代理商： DS3112N
DS3112
38 of 135
REAL-TIME STATUS BIT
Figure 4.3C
A Note about the MSR
The Master Status Register (MSR) is a special status register that can be used to help the host quickly
locate changes in device status. There is a status bit in the MSR for each of the major blocks within the
DS3112. When an alarm or event occurs in one of these blocks, the device can be configured to set a bit
in the MSR. Status bits in the MSR can also cause a hardware interrupt to occur. In either polled or
interrupt driven software routines, the host can first read the MSR to locate which status registers need to
be serviced.
Register Name:
MSR
Register Description:
Master Status Register
Register Address:
08h
Bit #
7
6
5
4
Name
n/a
T2E2SR2
T2E2SR1
FEAC
Default
-
-
-
-
Bit #
15
14
13
12
Name
n/a
n/a
G.747
T3E3MS
Default
-
-
-
-
Note:
Bits that are underlined are read-only; all other bits are read-write.
Bit 0/One-Second Timer Boundary Occurrence (OST).
This latched read-only event-status bit will be
set to a one on each one-second boundary as timed by the DS3112. The device chooses an arbitrary one
second boundary that is timed from the HRCLK signal. This bit will be cleared when read and will not be
set again until another one-second boundary has occurred. The setting of this status bit can cause a
hardware interrupt to occur if the OST bit in the Interrupt Mask for MSR (IMSR) register is set to a one.
The interrupt will be allowed to clear when this bit is read.
Bit 1/Counter Overflow Event (COVF).
This latched read-only event-status bit will be set to a one if
any of the error counters saturates (the error counters saturate when full). This bit will be cleared when
read even if one or more of the error counters is still saturated. The setting of this status bit can cause a
hardware interrupt to occur if the COVF bit in the Interrupt Mask for MSR (IMSR) register is set to a
one. The interrupt will be allowed to clear when this bit is read.
3
2
1
0
HDLC
-
BERT
-
COVF
-
OST
-
11
10
9
8
LORC
-
LOTC
-
T3E3SR
-
T1LB
-
Internal Signal
Status Bit
Interrupt
Read
相關(guān)PDF資料
PDF描述
DS3112RD RECT BRIDGE GPP 15A 800V GBJ
DS3134 Chateau Channelized T1 And E1 And HDLC Controller
DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3112N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112N+W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112NC1 制造商:Maxim Integrated Products 功能描述:T3 E3 MULTIPLEXER, 3.3V T3/E3 FRAMER AND M13/E13/G.747 MUX - Rail/Tube
DS3112ND1E 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
DS3112RD 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*