- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367000 > CYP15G0403DXB Physical Layer Devices PDF資料下載
參數(shù)資料
| 型號(hào)： | CYP15G0403DXB |
| 英文描述： | Physical Layer Devices |
| 中文描述： | 物理層設(shè)備 |
| 文件頁數(shù)： | 8/78頁 |
| 文件大?。?/td> | 1555K |
| 代理商： | CYP15G0403DXB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 8 of 78
Macrocell
Within each logic block there are 16 macrocells. Each
macrocell accepts a sum of up to 16 product terms from the
product term array. The sum of these 16 product terms can be
output in either registered or combinatorial mode.
Figure 5
displays the block diagram of the macrocell. The register can
be asynchronously preset or asynchronously reset at the mac-
rocell level with the separate preset and reset product terms.
Each of these product terms features programmable polarity.
This allows the registers to be preset or reset based on an
AND expression or an OR expression.
An XOR gate in the PSI macrocell allows for many different
types of equations to be realized. It can be used as a polarity
mux to implement the true or complement form of an equation
in the product term array or as a toggle to turn the D flip-flop
into a T flip-flop. The carry-chain input mux allows additional
flexibility for the implementation of different types of logic. The
macrocell can utilize the carry chain logic to implement adders,
subtractors, magnitude comparators, parity tree, or even ge-
neric XOR logic. The output of the macrocell is either regis-
tered or combinatorial.
Carry Chain Logic
The PSI macrocell features carry chain logic, which is used for
fast and efficient implementation of arithmetic operations. The
carry logic connects macrocells in up to 4 logic blocks for a
total of 64 macrocells. Effective data path operations are im-
plemented through the use of carry-in arithmetic, which drives
through the circuit quickly.
Figure 5
shows that the carry chain
logic within the macrocell consists of two product terms (CPT0
and CPT1) from the PTA and an input carry-in for carry logic.
The inputs to the carry chain mux are connected directly to the
product terms in the PTA. The output of the carry chain mux
generates the carry-out for the next macrocell in the logic block
as well as the local carry input that is connected to an input of
the XOR input mux. Carry-in and a configuration bit are inputs
to an AND gate. This AND gate provides a method of segment-
ing the carry chain in any macrocell in the logic block.
Macrocell Clocks
Clocking of the register is highly flexible. Four global synchro-
nous clocks (GCLK[3:0]) and a Product Term clock (PTCLK)
are available at each macrocell register. Furthermore, a clock
polarity mux within each macrocell allows the register to be
clocked on the rising or the falling edge (see macrocell dia-
gram in
Figure 5
).
PRESET/RESET Configurations
The macrocell register can be asynchronously preset and re-
set using the PRESET and RESET mux. Both signals are ac-
tive high and can be controlled by either of two Preset/Reset
product terms (PRC[1:0] in
Figure 5
) or GND. In situations
where the PRESET and RESET are active at the same time,
RESET takes priority over PRESET.
Figure 5. PSI Macrocell
D
Q
PSET
RES
GCLK[3:0]
PTCLK
FROM PTM
Up To 16 PTs
CPT0
CPT1
P
0
1
0
1
To PIM
C
Carry Out
(to macrocell n+1)
Carry In
(from macrocell n-1)
PRESET
Mux
Clock
Polarity
Mux
RESET
Mux
Clock Mux
Carry Chain
Mux
XOR Input
Mux
Output Mux
Q
C
3
3
2
3
C
C
C
C
C
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYP15G0101 | Single-channel HOTLink Transceiver |
| CYP15G0101DXB | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBI | Single-channel HOTLink Transceiver |
| CYPOSIC2GVC-K | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0403DXB_07 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver |
| CYP15G0403DXB_09 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver |
| CYP15G0403DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply |
| CYP15G0403DXB-BGC | 功能描述:電信線路管理 IC Quad Indep Channel XCVR COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0403DXB-BGI | 功能描述:電信線路管理 IC Quad Indep Channel XCVR IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。