參數(shù)資料
型號(hào)： CYP15G0403DXB
英文描述： Physical Layer Devices
中文描述： 物理層設(shè)備
文件頁數(shù)： 23/78頁
文件大小： 1555K
代理商： CYP15G0403DXB
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 23 of 78
ensure that the VCO (within each CDR) is operating at the
correct frequency (rather than some harmonic of the bit-
rate)
to improve PLL acquisition time
and to limit unlocked frequency excursions of the CDR VCO
when no data is present at the selected serial inputs.
Regardless of the type of signal present, the CDR will attempt
to recover a data stream from it. If the frequency of the recov-
ered data stream is outside the limits set by the range control
monitors, the CDR PLL will track REFCLK instead of the data
stream. When the frequency of the selected data stream re-
turns to a valid frequency, the CDR PLL is allowed to track the
received data stream. The frequency of REFCLK is required
to be within
±
200 ppm of the frequency of the clock that drives
the REFCLK input of the
remote
transmitter to ensure a lock
to the incoming data stream.
For systems using multiple or redundant connections, the LFIx
output can be used to select an alternate data stream. When
an LFIx indication is detected, external logic can toggle selec-
tion of the associated INx1
±
and INx2
±
inputs through the as-
sociated INSELx input. When a port switch takes place, it is
necessary for the receive PLL for that channel to reacquire the
new serial stream and frame to the incoming character bound-
aries. If channel bonding is also enabled, a channel alignment
event is also required before the output data may be consid-
ered usable.
Deserializer/Framer
Each CDR circuit extracts bits from the associated serial data
stream and clocks these bits into the Shifter/Framer at the bit-
clock rate. When enabled, the Framer examines the data
stream looking for one or more COMMA or K28.5 characters
at all possible bit positions. The location of this character in the
data stream is used to determine the character boundaries of
all following characters.
Framing Character
The PSI transceiver block allows selection of one of three com-
binations of framing characters to support requirements of dif-
ferent interfaces. The selection of the framing character is
made through the FRAMCHAR input.
FRAMCHAR is a 3-level select input that allows selection of
one of three different framing characters or character combi-
nations. The specific bit combinations of these framing char-
acters are listed in
Table 20
. When the specific bit combination
of the selected framing character is detected by the framer, the
boundaries of the characters present in the received data
stream are known.
Framer
The framer on each channel operates in one of three different
modes, as selected by the RFMODE input. In addition, the
framer itself may be enabled or disabled through the RFEN
input. When RFEN = LOW, the framers in all four receive paths
are disabled, and no combination of bits in a received data
stream will alter the character boundaries. When RFEN =
HIGH, the framer selected by RFMODE is enabled on all four
channels.
When RFMODE = LOW, the low-latency framer is selected.
This framer operates by stretching the recovered character
clock until it aligns with the received character boundaries. In
this mode the framer starts its alignment process on the first
detection of the selected framing character. To reduce the im-
pact on external circuits that make use of a recovered clock,
the clock period is not stretched by more than two bit-periods
in any one clock cycle. When operated in with a character-rate
output clock (RXRATE = LOW), the output of properly framed
characters may be delayed by up to nine character-clock cy-
cles from the detection of the selected framing character.
When operated with a half-character-rate output clock
(RXRATE = HIGH), the output of properly framed characters
may be delayed by up to 14 character-clock cycles from the
detection of the selected framing character.
When RFMODE is MID (open) the Cypress-mode multi-byte
framer is selected. The required detection of multiple framing
characters makes the associated link much more robust to in-
correct framing due to aliased SYNC characters in the data
stream. In this mode, the framer does not adjust the character
clock boundary, but instead aligns the character to the already
recovered character clock. This ensures that the recovered
clock will not contain any significant phase changes or hops
during normal operation or framing, and allows the recovered
clock to be replicated and distributed to other external circuits
or components using PLL-based clock distribution elements.
In this framing mode the character boundaries are only adjust-
ed if the selected framing character is detected at least twice
within a span of 50 bits, with both instances on identical 10-bit
character boundaries.
When RFMODE = HIGH, the alternate-mode multi-byte framer
is enabled. Like the Cypress-mode multi-byte framer, multiple
framing characters must be detected before the character
boundary is adjusted. In this mode, the data stream must con-
tain a minimum of four of the selected framing characters, re-
ceived as consecutive characters, on identical 10-bit bound-
aries, before character framing is adjusted.
Note:
Except for the K29.7 character, the 8B/10B running
disparity rules prohibit the presence of multiple COMMA+
characters as consecutive characters. Because of this, the
combination of FRAMCHAR LOW and RFMODE = HIGH is
not recommended. While framing can still take place while
following all 8B/10B coding rules, this configuration pre-
vents framing to the K28.5 character.
Note:
The receive Elasticity Buffers require detection of
four of the selected framing character to enable buffer align-
ment and centering. Because these characters must occur
as consecutive characters, the combination of FRAMCHAR
LOW and RFMODE = HIGH is not recommended for re-
ceive modes that use the Elasticity Buffers.
Framing for all channels is enabled when RFEN = HIGH. If
RFEN = LOW, the framer for each channel is disabled. When
the framers are disabled, no changes are made to the recov-
Table 20. Framing Character Selector
FRAMCHAR
LOW
MID (Open)
Bits detected in framer
Character Name
COMMA+
COMMA+
COMMA
K28.5
+
K28.5
Bits Detected
00111110XX
[5]
00111110XX
[5]
or 11000001XX
0011111010 or
1100000101
HIGH
Note:
5.
The standard definition of a COMMA contains only seven bits. However,
since all valid COMMA characters within the 8B/10B character set also
have the 8th bit as an inversion of the 7th bit, the compare pattern is
extended to a full eight bits to reduce the possibility of a framing error.
相關(guān)PDF資料
PDF描述
CYP15G0101 Single-channel HOTLink Transceiver
CYP15G0101DXB Single-channel HOTLink Transceiver
CYP15G0101DXB-BBC Single-channel HOTLink Transceiver
CYP15G0101DXB-BBI Single-channel HOTLink Transceiver
CYPOSIC2GVC-K Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0403DXB_07 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver
CYP15G0403DXB_09 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver
CYP15G0403DXB_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply
CYP15G0403DXB-BGC 功能描述:電信線路管理 IC Quad Indep Channel XCVR COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYP15G0403DXB-BGI 功能描述:電信線路管理 IC Quad Indep Channel XCVR IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*