參數(shù)資料
型號: COP8SDR9
廠商: National Semiconductor Corporation
英文描述: 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout(8位基于CMOS 閃速存儲器的帶32K存儲器,虛擬EEPROM和電壓過低復位的微控制器)
中文描述: 8位CMOS閃存為基礎(chǔ)的32K的內(nèi)存,虛擬EEPROM和欠壓(8位基于的CMOS閃速存儲器的帶32K的存儲器,微控制器虛擬的EEPROM和電壓過低復位的微控制器)
文件頁數(shù): 31/68頁
文件大?。?/td> 714K
代理商: COP8SDR9
7.0 Power Saving Features
(Continued)
underflows, the clock signals are enabled on the chip, allow-
ing program execution to proceed. Thus, the delay is equal
to 256 instruction cycles.
Note:
To ensure accurate operation upon start-up of the
device using Multi-input Wakeup, the instruction in the appli-
cation program used for entering the HALT mode should be
followed by two consecutive NOP (no-operation) instruc-
tions.
Options
This device has two options associated with the HALT mode.
The first option enables the HALT mode feature, while the
second option disables HALT mode operation. Selecting the
disable HALT mode option will cause the microcontroller to
ignore any attempts to HALT the device under software
control. Note that this device can still be placed in the HALT
mode by stopping the clock input to the microcontroller, if the
program memory is masked ROM. See the Option section
for more details on this option bit.
7.3.2 High Speed Idle Mode
In the IDLE mode, program execution stops and power
consumption is reduced to a very low level as with the HALT
mode. However, the high speed oscillator, IDLE Timer (Timer
T0), and Clock Monitor continue to operate, allowing real
time to be maintained. The device remains idle for a selected
amount of time up to 65,536 instruction cycles, or 32.768
milliseconds with a 2 MHz instruction clock frequency, and
then automatically exits the IDLE mode and returns to nor-
mal program execution.
The device is placed in the IDLE mode under software
control by setting the IDLE bit (bit 6 of the Port G data
register).
The IDLE Timer window is selectable from one of five values,
4k, 8k, 16k, 32k or 64k instruction cycles. Selection of this
value is made through the ITMR register.
The IDLE mode uses the on-chip IDLE Timer (Timer T0) to
keep track of elapsed time in the IDLE state. The IDLE Timer
runs continuously at the instruction clock rate, whether or not
the device is in the IDLE mode. Each time the bit of the timer
associated with the selected window toggles, the T0PND bit
is set, an interrupt is generated (if enabled), and the device
exits the IDLE mode if in that mode. If the IDLE Timer
interrupt is enabled, the interrupt is serviced before execu-
tion of the main program resumes. (However, the instruction
which was started as the part entered the IDLE mode is
completed before the interrupt is serviced. This instruction
should be a NOP which should follow the enter IDLE instruc-
tion.) The user must reset the IDLE Timer pending flag
(T0PND) before entering the IDLE mode.
As with the HALT mode, this device can also be returned to
normal operation with a reset, or with a Multi-Input Wakeup
input. Upon reset the ITMR register is cleared and the ITMR
register selects the 4,096 instruction cycle tap of the Idle
Timer.
The IDLE Timer cannot be started or stopped under software
control, and it is not memory mapped, so it cannot be read or
written by the software. Its state upon Reset is unknown.
Therefore, if the device is put into the IDLE mode at an
arbitrary time, it will stay in the IDLE mode for somewhere
between 1 and the selected number of instruction cycles.
In order to precisely time the duration of the IDLE state, entry
into the IDLE mode must be synchronized to the state of the
IDLE Timer. The best way to do this is to use the IDLE Timer
interrupt, which occurs on every underflow of the bit of the
IDLE Timer which is associated with the selected window.
Another method is to poll the state of the IDLE Timer pending
bit T0PND, which is set on the same occurrence. The Idle
Timer interrupt is enabled by setting bit T0EN in the ICNTRL
register.
Any time the IDLE Timer window length is changed there is
the possibility of generating a spurious IDLE Timer interrupt
by setting the T0PND bit. The user is advised to disable
IDLE Timer interrupts prior to changing the value of the
ITSEL bits of the ITMR Register and then clear the TOPND
bit before attempting to synchronize operation to the IDLE
Timer.
Note:
As with the HALT mode, it is necessary to program two
NOP’s to allow clock resynchronization upon return from the
DS101389-23
FIGURE 19. Wakeup from HALT
C
www.national.com
31
相關(guān)PDF資料
PDF描述
COP8SER7-XE 8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM
COP8SEC5 8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM
COP8SEC516M 8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM
COP8SEC520M 8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM
COP8SER7-RE 8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COP8SDR9HLQ7 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
COP8SDR9HLQ8 功能描述:IC MCU FLASH 8BIT 32K EE 44LLP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:COP8™ 8S 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB(20K x 16) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
COP8SDR9HVA7 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
COP8SDR9HVA8 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
COP8SDR9HVA8 63SN 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 3.3V/5V 44-Pin PLCC Rail