- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385241 > CN8223EPF ATM/SONET TRANSCEIVER|CMOS|QFP|160PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | CN8223EPF |
| 英文描述： | ATM/SONET TRANSCEIVER|CMOS|QFP|160PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的收發(fā)器|的CMOS | QFP封裝| 160PIN |塑料 |
| 文件頁數(shù)： | 74/161頁 |
| 文件大?。?/td> | 1865K |
| 代理商： | CN8223EPF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
to four levels. The control bits for setting the port priority level are in the
CELL_GEN_x control registers. Priority level 0 is the highest priority, priority
level 3 is the lowest (see
Table 2-26
).
2.0 Functional Description
CN8223
2.7 FIFO Port/UTOPIA Interface
ATM Transmitter/Receiver with UTOPIA Interface
2-40
Conexant
100046D
2.7.2 Transmit Port Priority Mechanism
Each of the four transmit data read ports has a priority level that is programmable
If more than one port is assigned the same priority level, then arbitration
occurs in port order with bandwidth allocated cyclically to Port 0, Port 1, Port 2,
and Port 3.
The priority state machine looks at the port empty flag inputs for all ports at
priority level 0 and reads cells from these ports cyclically until all port flags
indicate empty. If no cells are available at priority 0, the state machine then looks
at the port empty flags for all ports at priority level 1 and reads cells from these
ports cyclically as long as no priority 0 port has a cell ready.
Table 2-25. FIFO Receive Pin Descriptions
CN8223 FIFO Input
Functional Description
Receive Data Write Strobe
The receive data FIFO interface strobes data octets from FDAT_OUT[8:0] into an external
FIFO device on each rising edge of Receive Data Write Strobe. This strobe is a gated clock
with 48-, 52-, 53-, or 57- strobes for the corresponding number of cell octets, depending
on mode. There are four Receive Data Write Strobes, one per port.
Receive Data FIFO Full
This flag is active low. If Receive Data FIFO Full is asserted by the external FIFO and the
CN8223 attempts a write to that port data, loss occurs. If this happens, Receive FIFO Write
Error pin (FCTRL_OUT[10]) is asserted low. There are four Receive Data FIFO full signals,
one per port.
Receive Cell Sync Marker
The sync marker will be low during the last octet of data transfer and high during all other
octets of the data transfer for each cell regardless of the number of octets selected for
output.
Receive Cell Invalid Indication
This per-port signal indicates that a HEC or other check has failed. The invalid indication will
be low during the first octet of data transfer. If any enabled check fails, the invalid indication
will be high during the last five octets of the cell. If no failures occur, the indication will stay
de-asserted through the end of the cell. The FIFO or a microprocessor must mark this cell
as bad to prevent further processing.
Optional Start of Cell Mode
If Start-of-Cell/Write Error Output [bit 15] in the CELL_VAL register [0x14] is set, then
FCTRL_OUT[10] becomes an active-high start-of-cell output marker for the receiver, and
FCTRL_OUT[16] becomes an active-high start-of-cell output marker for the transmitter.
These indicators are valid only in 53-octet input/output mode. In this mode, the Receive
FIFO Write Error function is not available.
Table 2-26. Priority Levels
CELL_GEN 3
CELL_GEN 2
Priority Level
0
0
0
0
1
1
1
0
2
1
1
3
相關PDF資料 |
PDF描述 |
|---|---|
| CN8332EXF | PCM Transceiver |
| CN8333EXF | PCM Transceiver |
| CN8394KTF | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CN8398KBG | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CN8398KPF | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CN8292-000 | 制造商:TE Connectivity 功能描述:222K174-25/225-0-CS8000 制造商:TE Connectivity 功能描述:222K174-25/225-0-CS8000 - Bulk |
| CN8293-000 | 功能描述:電纜固定件和配件 RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度: |
| CN8299-000 | 制造商:TE Connectivity 功能描述:TE3000-MEDIA-SENSOR - Bulk 制造商:TE Connectivity 功能描述:TTC-PRINTER-2000/3000-MEDIA SENSOR |
| CN8330 | 制造商:CONEXANT 制造商全稱:CONEXANT 功能描述:DS3/E3 Framer with 52 Mbps HDLC Controller |
| CN8330EPD | 制造商:CONEXANT 制造商全稱:CONEXANT 功能描述:DS3/E3 Framer with 52 Mbps HDLC Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。