- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385241 > CN8223EPF ATM/SONET TRANSCEIVER|CMOS|QFP|160PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | CN8223EPF |
| 英文描述： | ATM/SONET TRANSCEIVER|CMOS|QFP|160PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的收發(fā)器|的CMOS | QFP封裝| 160PIN |塑料 |
| 文件頁(yè)數(shù)： | 82/161頁(yè) |
| 文件大小： | 1865K |
| 代理商： | CN8223EPF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
G.751 E3 N bit
G.832 E3 and E4 GC octet
STS-1/STS-3c/STM-1 D1, D2, D3 octet data link
2.0 Functional Description
CN8223
2.8 FEAC Channel and HDLC Data Link Programming
ATM Transmitter/Receiver with UTOPIA Interface
2-48
Conexant
100046D
2.8.3.4 Transmitter
Control Example
This example shows the sequence necessary to transmit a 10-byte hex message
starting in the low half of the transmit buffer. With the transmitter in the idle state,
the processor executes the following sequence:
write bytes 1 and 2 to address 0x5C
write bytes 3 and 4 to address 0x5D
write 19 to address 0x60 (bytes = 3, send message = 1)
at TX Interrupt:
write bytes 5 and 6 to address 0x5E
write bytes 7 and 8 to address 0x5F
write 39 to address 0x60 (bytes = 7, send message = 1)
at TX Interrupt:
write bytes 9 and 10 to address 0x5C
write 0B to address 0x60 (bytes = 1, send message = 1,
send FCS = 1)at TX Interrupt:
write 00 to address 0x60 (send message = 0, send FCS = 0
2.8.4 HDLC Data Link Receiver
The HDLC data link receiver is under the control of the received data stream only.
The receiver interrupt is under the control of Enable Receive Data Link Interrupt
[bit 7] in DL_CTRL_STAT [0x60]. You must enable this interrupt by setting this
bit for receiver interrupts to appear on the DL_INT output and for proper
interaction with the processor. The HDLC data link capability is present in the
following formats:
DS3 Terminal Data Link C bits
The data link bits are provided to the receiver circuitry at all times. Therefore,
when the LINE_STATUS register [0x38] indicates that alarms are being received
that render the data link information useless, you can disable the receive data link
interrupt to prevent excessive or spurious interrupts to the processor. Receiver
status is monitored via Receiver Interrupt [bit 15] in DL_CTRL_STAT and via
the receiver status bits in that register (bits 13-8). When a receive data link
interrupt is generated on DL_INT, the Receiver Interrupt bit is set. If this bit is
observed upon reading the DL_CTRL_STAT register, then the status obtained
from bits 13
–
8 indicates the receiver status that caused the interrupt.
The DL_CTRL_STAT register contains three status bits and a three-bit buffer
pointer. The status bits are Abort Flag Received [bit 8], Bad FCS [bit 9], and Idle
Code Received [bit 10]. The 3-bit buffer pointer RxBytes[2:0] [bits 13
–
11] is
used to point to locations in the 8-byte (organized as four 16-bit words)
RX_DL_BUFFER. This buffer is located at addresses 0x58 through 0x5B. The
buffer pointer indicates the last location written by the data link receiver. Byte 0
of the buffer is the least significant byte of 0x58, byte 1 is the most significant
byte of 0x58, byte 2 is the least significant byte of 0x59, etc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CN8332EXF | PCM Transceiver |
| CN8333EXF | PCM Transceiver |
| CN8394KTF | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CN8398KBG | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CN8398KPF | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CN8292-000 | 制造商:TE Connectivity 功能描述:222K174-25/225-0-CS8000 制造商:TE Connectivity 功能描述:222K174-25/225-0-CS8000 - Bulk |
| CN8293-000 | 功能描述:電纜固定件和配件 RoHS:否 制造商:Heyco 類(lèi)型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度: |
| CN8299-000 | 制造商:TE Connectivity 功能描述:TE3000-MEDIA-SENSOR - Bulk 制造商:TE Connectivity 功能描述:TTC-PRINTER-2000/3000-MEDIA SENSOR |
| CN8330 | 制造商:CONEXANT 制造商全稱(chēng):CONEXANT 功能描述:DS3/E3 Framer with 52 Mbps HDLC Controller |
| CN8330EPD | 制造商:CONEXANT 制造商全稱(chēng):CONEXANT 功能描述:DS3/E3 Framer with 52 Mbps HDLC Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。