參數(shù)資料
型號： CN8223EPF
英文描述： ATM/SONET TRANSCEIVER|CMOS|QFP|160PIN|PLASTIC
中文描述： 的ATM / SONET的收發(fā)器|的CMOS | QFP封裝| 160PIN |塑料
文件頁數(shù)： 60/161頁
文件大?。?/td> 1865K
代理商： CN8223EPF
(SMDS/802.6) is selectable by HEC Coverage [bit 1] of CONFIG_3 [0x02]. The
remaining 48 octets are payload and are taken from the FIFO interface. The
CN8223 calculates and overwrites the CRC field to complete the 53-octet cell.
A cell-ready indication controls the cell generation process from the external
ATM interface circuit to the cell generation block. When the ATM interface
indicates that it has the first cell of a message ready, the cell generation block
begins formatting a non-idle cell for transmission using the octet data and cell
delineation control inputs at the interface. The cell generation circuitry
automatically generates idle cells until the external FIFO indicates that another
cell is ready for transfer. The header and payload for idle cells are programmable
via control registers. When the next cell is ready, the host presents the data and
cell delineation control inputs.
2.0 Functional Description
CN8223
2.6 ATM Cell Processing
ATM Transmitter/Receiver with UTOPIA Interface
2-26
Conexant
100046D
2.6 ATM Cell Processing
The ATM cell processing block is located between the line framers and FIFO port
blocks of the CN8223 (see
Figure 1-3
). This functional block interfaces between
the octet data and cell data portions of the chip. The CN8223 supports cell
delineation via either PLCP or HEC alignment for DS1, E1, DS3, E3, E4, STS-1,
and STS-3c/STM-1 rates. At DS3 and E3 rates, all required stuffing functions are
supported.
2.6.1 Cell Generation for Transmit
Cell generation refers to the formatting of 53-octet ATM cells from 48- or
52-octet payload data from the FIFO interface for hand-off to the line framer
transmitter. The CN8223 provides modes that generate complete cells as well as
modes that pass entire 53- or 57-octet cells directly from the FIFO interface. Cell
modes and other per-port controls are in the four CELL_GEN_x registers
[0x04
–
0x07].
The generation process operates autonomously with a handshake protocol
through the FIFO interface. Cells are forwarded automatically to the line framer
for transmission.
When full ATM cell generation is performed, a 5-octet header is generated by
the CN8223. The VCI and other fields in the first 4 octets come from
microprocessor control registers. The HEC in octet 5 is calculated and inserted by
the CN8223. HEC coverage over 4-header octets (ATM) or 3-header octets
相關(guān)PDF資料
PDF描述
CN8332EXF PCM Transceiver
CN8333EXF PCM Transceiver
CN8394KTF Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
CN8398KBG Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
CN8398KPF Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CN8292-000 制造商:TE Connectivity 功能描述:222K174-25/225-0-CS8000 制造商:TE Connectivity 功能描述:222K174-25/225-0-CS8000 - Bulk
CN8293-000 功能描述:電纜固定件和配件 RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度:
CN8299-000 制造商:TE Connectivity 功能描述:TE3000-MEDIA-SENSOR - Bulk 制造商:TE Connectivity 功能描述:TTC-PRINTER-2000/3000-MEDIA SENSOR
CN8330 制造商:CONEXANT 制造商全稱:CONEXANT 功能描述:DS3/E3 Framer with 52 Mbps HDLC Controller
CN8330EPD 制造商:CONEXANT 制造商全稱:CONEXANT 功能描述:DS3/E3 Framer with 52 Mbps HDLC Controller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*