- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223478 > BX805573060 (INTEL CORP) 64-BIT, 2400 MHz, MICROPROCESSOR, CBGA775 PDF資料下載
參數(shù)資料
| 型號： | BX805573060 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 64-BIT, 2400 MHz, MICROPROCESSOR, CBGA775 |
| 封裝： | LGA-775 |
| 文件頁數(shù)： | 66/102頁 |
| 文件大?。?/td> | 2428K |
| 代理商： | BX805573060 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Land Listing and Signal Descriptions
66
Dual-Core Intel Xeon Processor 3000 Series Datasheet
4.2
Alphabetical Signals Reference
Table 4-3.
Signal Description (Sheet 1 of 7)
Name
Type
Description
A[35:3]#
Input/Output
A[35:3]# (Address) define a 236-byte physical memory address
space. In sub-phase 1 of the address phase, these signals transmit the
address of a transaction. In sub-phase 2, these signals transmit
transaction type information. These signals must connect the
appropriate pins/lands of all agents on the processor FSB. A[35:3]#
are source synchronous signals and are latched into the receiving
buffers by ADSTB[1:0]#.
On the active-to-inactive transition of RESET#, the processor samples
a subset of the A[35:3]# signals to determine power-on configuration.
See Section 6.1 for more details.
A20M#
Input
If A20M# (Address-20 Mask) is asserted, the processor masks
physical address bit 20 (A20#) before looking up a line in any internal
cache and before driving a read/write transaction on the bus.
Asserting A20M# emulates the 8086 processor's address wrap-around
at the 1-MB boundary. Assertion of A20M# is only supported in real
mode.
A20M# is an asynchronous signal. However, to ensure recognition of
this signal following an Input/Output write instruction, it must be valid
along with the TRDY# assertion of the corresponding Input/Output
Write bus transaction.
ADS#
Input/Output
ADS# (Address Strobe) is asserted to indicate the validity of the
transaction address on the A[35:3]# and REQ[4:0]# signals. All bus
agents observe the ADS# activation to begin protocol checking,
address decode, internal snoop, or deferred reply ID match operations
associated with the new transaction.
ADSTB[1:0]#
Input/Output
Address strobes are used to latch A[35:3]# and REQ[4:0]# on their
rising and falling edges. Strobes are associated with signals as shown
below.
BCLK[1:0]
Input
The differential pair BCLK (Bus Clock) determines the FSB frequency.
All processor FSB agents must receive these signals to drive their
outputs and latch their inputs.
All external timing parameters are specified with respect to the rising
edge of BCLK0 crossing VCROSS.
BNR#
Input/Output
BNR# (Block Next Request) is used to assert a bus stall by any bus
agent unable to accept new bus transactions. During a bus stall, the
current bus owner cannot issue any new transactions.
BPM[5:0]#
Input/Output
BPM[5:0]# (Breakpoint Monitor) are breakpoint and performance
monitor signals. They are outputs from the processor which indicate
the status of breakpoints and programmable counters used for
monitoring processor performance. BPM[5:0]# should connect the
appropriate pins/lands of all processor FSB agents.
BPM4# provides PRDY# (Probe Ready) functionality for the TAP port.
PRDY# is a processor output used by debug tools to determine
processor debug readiness.
BPM5# provides PREQ# (Probe Request) functionality for the TAP port.
PREQ# is used by debug tools to request debug operation of the
processor.
These signals do not have on-die termination.
BPRI#
Input
BPRI# (Bus Priority Request) is used to arbitrate for ownership of the
processor FSB. It must connect the appropriate pins/lands of all
processor FSB agents. Observing BPRI# active (as asserted by the
priority agent) causes all other agents to stop issuing new requests,
unless such requests are part of an ongoing locked operation. The
priority agent keeps BPRI# asserted until all of its requests are
completed, then releases the bus by de-asserting BPRI#.
Signals
Associated Strobe
REQ[4:0]#, A[16:3]#
ADSTB0#
A[35:17]#
ADSTB1#
相關PDF資料 |
PDF描述 |
|---|---|
| BX80562X3210SLACU | 64-BIT, 266 MHz, MICROPROCESSOR, PBGA775 |
| BX80616I5660SLBLV | 64-BIT, 133 MHz, MICROPROCESSOR, PBGA1156 |
| BXA10-48D15-S | DC to DC Converter |
| BXA10-48S05 | EMI FILTER INCLUDING ESD PROTECTION |
| BXA10-48S05-S | 8 line low capacitance EMI filter and ESD protection |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BX80557430SL9XN | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel?? Celeron?? Processor 400 Series |
| BX80557440 S L9XL | 制造商:Intel 功能描述:MPU Celeron |
| BX80557E1500 | 制造商:Intel 功能描述:INTEL CELERON PROCESSOR E15002.2GHZ 800MHZ FSB 512KB L2 |
| BX80557E1500 S LAQZ | 制造商:Intel 功能描述:INTEL CELERON PROCESSOR FAMILY E1500, 2.2 GHZ CPU SPEED |
| BX80557E1600 | 制造商:Intel 功能描述:INTEL CELERON PROCESSOR E16002.4GHZ 800MHZ FSB 512KB L2 |
發(fā)布緊急采購，3分鐘左右您將得到回復。