- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366584 > ARM60 (Mitel Networks Corporation) Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器) PDF資料下載
參數(shù)資料
| 型號： | ARM60 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器) |
| 中文描述： | 低功耗通用32位RISC微處理器（低功耗通用32位精簡指令集微處理器） |
| 文件頁數(shù)： | 95/121頁 |
| 文件大?。?/td> | 1217K |
| 代理商： | ARM60 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當(dāng)前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
Boundary Scan Test Interface
91
The EXTEST instruction connects the BS register between
TDI
and
TDO
.
When the instruction register is loaded with the EXTEST instruction, all the boundary-scan cells are placed
in their test mode of operation.
In the CAPTURE-DR state, inputs from the system pins and outputs from the boundary-scan output cells
to the system pins are captured by the boundary-scan cells. In the SHIFT-DR state, the previously captured
test data is shifted out of the BS register via the
TDO
pin, whilst new test data is shifted in via the
to the BS register parallel input latch. In the UPDATE-DR state, the new test data is transferred into the BS
register parallel output latch. Note that this data is applied immediately to the system logic and system
pins. The first EXTEST vector should be clocked into the boundary-scan register, using the SAMPLE/
PRELOAD instruction, prior to selecting INTEST to ensure that known data is applied to the system logic.
TDI
pin
8.5.2 SAMPLE/PRELOAD (0011)
The BS (boundary-scan) register is placed in normal (system) mode by the SAMPLE/PRELOAD
instruction.
The SAMPLE/PRELOAD instruction connects the BS register between
TDI
and
TDO
.
When the instruction register is loaded with the SAMPLE/PRELOAD instruction, all the boundary-scan
cells are placed in their normal system mode of operation.
In the CAPTURE-DR state, a snapshot of the signals at the boundary-scan cells is taken on the rising edge
of
TCK
. Normal system operation is unaffected. In the SHIFT-DR state, the sampled test data is shifted out
of the BS register via the
TDO
pin, whilst new data is shifted in via the
parallel input latch. In the UPDATE-DR state, the preloaded data is transferred into the BS register parallel
output latch. Note that this data is not applied to the system logic or system pins while the SAMPLE/
PRELOAD instruction is active. This instruction should be used to preload the boundary-scan register with
known data prior to selecting the INTEST or EXTEST instructions (see the table below for appropriate
guard values to be used for each boundary-scan cell).
TDI
pin to preload the BS register
8.5.3 CLAMP (0101)
The CLAMP instruction connects a 1 bit shift register (the BYPASS register) between
TDI
and
TDO
.
When the CLAMP instruction is loaded into the instruction register, the state of all output signals is defined
by the values previously loaded into the boundary-scan register. A guarding pattern (specified for this
device at the end of this section) should be pre-loaded into the boundary-scan register using the SAMPLE/
PRELOAD instruction prior to selecting the CLAMP instruction.
In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is
shifted into the bypass register via
TDI
and out via
TDO
bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.
after a delay of one
TCK
cycle. Note that the first
8.5.4 HIGHZ (0111)
The HIGHZ instruction connects a 1 bit shift register (the BYPASS register) between
TDI
and
TDO
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARM610 | General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲器管理單元）) |
| ARRAYS | NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS |
| ARS2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| AR2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| ARS25A | 25A AUTOMOTIVE BUTTON DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM607 | 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG-751B) |
| ARM-607 | 制造商:Master Appliance Corp 功能描述:Nozzle Shield; HG-751B heat gun 制造商:Master Appliance 功能描述:Heat Gun,Armature W/Retaining Ring For Hg-751B 120V, Hg-501A-D |
| ARM610 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| ARM7-009 | 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU |
| ARM720T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。