- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366584 > ARM60 (Mitel Networks Corporation) Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器) PDF資料下載
參數(shù)資料
| 型號： | ARM60 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器) |
| 中文描述： | 低功耗通用32位RISC微處理器（低功耗通用32位精簡指令集微處理器） |
| 文件頁數(shù)： | 72/121頁 |
| 文件大小： | 1217K |
| 代理商： | ARM60 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
P60ARM-B
68
Figure 31: Decoding Byte Accesses to Memory
5.3 Address timing
Normally the processor address changes during phase 2 to the value which the memory system should use
during the following cycle. This gives maximum time for driving the address to large memory arrays, and
for address translation where required. Dynamic memories usually latch the address on chip, and if the
latch is timed correctly they will work even though the address changes before the access has completed.
Static RAMs and ROMs will not work under such circumstances, as they require the address to be stable
until after the access has completed. Therefore, for use with such devices, the address transition must be
delayed until after the end of phase 2. An on-chip address latch, controlled by
timing to be modified in this way. In a system with a mixture of static and dynamic memories (which for
these purposes means a mixture of devices with and without address latches), the use of
dynamically from one cycle to the next, at the discretion of the memory system.
ALE
, allows the address
ALE
may change
5.4 Memory management
The ARM60 address bus may be processed by an address translation unit before being presented to the
memory, and ARM60 is capable of running a virtual memory system. The abort input to the processor may
be used by the memory manager to inform ARM60 of page faults. Various other signals enable different
page protection levels to be supported:
(1)
nRW
can be used by the memory manager to protect pages from being written to.
(2)
nTRANS
protect system pages from the user, or to support completely separate mappings for the system and
the user.
indicates whether the processor is in user or a privileged mode, and may be used to
A[0]
A[1]
nBW
MCLK
CAS
NCAS0
NCAS1
NCAS2
NCAS3
G
D
Q
Quad
Latch
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARM610 | General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲器管理單元）) |
| ARRAYS | NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS |
| ARS2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| AR2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| ARS25A | 25A AUTOMOTIVE BUTTON DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM607 | 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG-751B) |
| ARM-607 | 制造商:Master Appliance Corp 功能描述:Nozzle Shield; HG-751B heat gun 制造商:Master Appliance 功能描述:Heat Gun,Armature W/Retaining Ring For Hg-751B 120V, Hg-501A-D |
| ARM610 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| ARM7-009 | 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU |
| ARM720T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。