- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366584 > ARM60 (Mitel Networks Corporation) Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器) PDF資料下載
參數(shù)資料
| 型號： | ARM60 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器) |
| 中文描述： | 低功耗通用32位RISC微處理器（低功耗通用32位精簡指令集微處理器） |
| 文件頁數(shù)： | 70/121頁 |
| 文件大?。?/td> | 1217K |
| 代理商： | ARM60 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
P60ARM-B
66
Figure 29: ARM Memory Cycle Timing
When an S-cycle follows an N-cycle, the address will always be one word greater than the address used in
the N-cycle. This address (marked òaó in the above diagram) should be checked to ensure that it is not the
last in the DRAM page before the memory system commits to the S-cycle. If it is at the page end, the S-cycle
cannot be performed in page mode and the memory system will have to perform a full access.
The processor clock must be stretched to match the full access. When an S-cycle follows an I- or C-cycle, the
address will be the same as that used in the I- or C-cycle. This fact may be used to start the DRAM access
during the preceding cycle, which enables the S-cycle to run at page mode speed whilst performing a full
DRAM access. This is shown in
Figure 30: Memory Cycle Optimization
.
5.2 Byte addressing
The processor address bus gives byte addresses, but instructions are always words (where a word is 4
bytes) and data quantities are usually words. Single data transfers (LDR and STR) can, however, specify
that a byte quantity is required. The
nBW
control line is used to request a byte from the memory system;
normally it is HIGH, signifying a request for a word quantity, and it goes LOW during phase 2 of the
preceding cycle to request a byte transfer.
When the processor is fetching an instruction from memory, the state of the bottom two address lines
is undefined.
A[1:0]
When a byte is requested in a read transfer (LDRB), the memory system can safely ignore that the request
is for a byte quantity and present the whole word.
ARM60 will perform the byte extraction internally. Alternatively, the memory system may activate only the
addressed byte of the memory. This may be desirable in order to save power, or to enable the use of a
common decoding system for both read and write cycles.
MCLK
A[31:0]
nMREQ
SEQ
nCAS
a
a+4
I-cycle
S-cycle
C-cycle
N-cycle
nRAS
D[31:0]
a+8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARM610 | General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲器管理單元）) |
| ARRAYS | NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS |
| ARS2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| AR2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| ARS25A | 25A AUTOMOTIVE BUTTON DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM607 | 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG-751B) |
| ARM-607 | 制造商:Master Appliance Corp 功能描述:Nozzle Shield; HG-751B heat gun 制造商:Master Appliance 功能描述:Heat Gun,Armature W/Retaining Ring For Hg-751B 120V, Hg-501A-D |
| ARM610 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| ARM7-009 | 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU |
| ARM720T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。