- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C850KCW (ADVANCED MICRO DEVICES INC) SUPERNET-R 3 PDF資料下載
參數(shù)資料
| 型號： | AM79C850KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SUPERNET-R 3 |
| 中文描述： | 1 CHANNEL(S), 100M bps, FDDI CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 46/97頁 |
| 文件大小： | 358K |
| 代理商： | AM79C850KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
AMD
P R E L I M I N A R Y
46
SUPERNET 3
AF_BIST_DONE
PLC_BIT_DONE
LSB
MSB
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
19574A-17
RESERVED
RESERVED
SICAMDAMAT
SICAMDAXACT
SICAMSAMAT
SICAMSAXACT
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
Figure 16. Status Register 3 – Lower 16 Bits (ST3L) (NPADDR = 62h)
The following bits are in ST3U (the upper half of ST3).
Status Receive Complete (Receive Queue 2)
SRCOMP2 (bit 15)
This bit is set at the completion of a frame reception
following the writing of the frame status and length.
Receive frames that are aborted set this bit, but flushed
frames do not. This is valid in tag and modified
tag mode.
Status Receive Buffer Empty (Receive Queue 2)
SRBMT2 (bit 14)
This bit is set when the receive buffer is empty (i.e.
RPR2 = WPR2 after an increment of RPR), and is reset
when frames are in the receive buffer. This bit is not
auto-cleared when read. An interrupt is generated due
to setting of this bit when read from the receive queue is
attempted while the receive buffer is empty.
Status Receive Abort (Receive Queue 2)
SRABT2 (bit 13)
The SRABT2 bit is set when the frame being received is
aborted. Frames that normally would be flushed but are
aborted due to threshold criterion in tag mode would set
this bit.
Status Receive Buffer Full (Receive Queue 2)
SRBFL2 (bit 12)
This bit is set when the receive buffer is full (RPR2 =
WPR2 after an increment of WPR2). The buffer-mem-
ory receive queue is then locked for further input.
SRBFL2 can be cleared using the clear receive queue
lock (20h) or clear all queue locks (3fh) commands, or by
using the auto-unlock feature.
Status Receive FIFO Overflow (Receive Queue 2 )
SRCVOVR2 (bit 11)
This bit when set, indicates that the SUPERNET 3
receive 2 FIFO has overflowed and receive data has
been lost. This condition may occur during the receive
buffer full state. SUPERNET 3 will not set the frame-
status C indicator (frame copied) on repeated frames
when this bit is set.
Reserved (bit 10–bit 4)
These bits are reserved for future use. Some of these
reserved bits may read zero or one and the user should
ignore these bits. The corresponding mask register bits
should be programmed to mask out the interrupts from
these bits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C873 | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
| AM79C873KCW | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
| AM79C874VI | NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C864A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| AM79C870KC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。