參數(shù)資料
型號(hào): ADV7321KSTZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 75/88頁(yè)
文件大?。?/td> 0K
描述: IC VID ENC 6-12BIT DAC'S 64LQFP
標(biāo)準(zhǔn)包裝: 1
類(lèi)型: 視頻編碼器
應(yīng)用: EVD,DVD,SD/PS/HDTV
電壓 - 電源,模擬: 2.5V
電壓 - 電源,數(shù)字: 2.5V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(10x10)
包裝: 托盤(pán)
ADV7320/ADV7321
Rev. A | Page 77 of 88
MODE 1—MASTER OPTION
(TIMING REGISTER 0 TR0 = X X X X X 0 1 1)
In this mode, the ADV7320/ADV7321 can generate horizontal
sync and odd/even field signals. When HSYNC is low, a transition
of the field input indicates a new frame, that is, vertical retrace.
The BLANK signal is optional. When the BLANK input is disabled,
ADV7320/ADV7321 automatically blank all normally blank lines
as per CCIR-624. Pixel data is latched on the rising clock edge
following the timing signal transitions. HSYNC, BLANK, and
FIELD are output on S_HSYNC, S_BLANK, and S_VSYNC,
respectively.
622
623
624
625
21
22
23
DISPLAY
VERTICAL BLANK
ODD FIELD
EVEN FIELD
FIELD
DISPLAY
309
310
311
312
313
314
315
316
317
318
319
334
335
336
DISPLAY
VERTICAL BLANK
ODD FIELD
EVEN FIELD
DISPLAY
320
FIELD
5
7
6
4
3
2
1
HSYNC
BLANK
HSYNC
BLANK
05067-114
Figure 114. SD Slave Mode 1 (PAL)
FIELD
PIXEL
DATA
PAL = 12
× CLOCK/2
NTSC = 16
× CLOCK/2
Cb
Y
Cr
Y
HSYNC
BLANK
PAL = 132
× CLOCK/2
NTSC = 122
× CLOCK/2
05067-115
Figure 115. SD Timing Mode 1—Odd/Even Field Transitions Master/Slave
相關(guān)PDF資料
PDF描述
ADV7343BSTZ IC ENCODER VIDEO W/DAC 64-LQFP
ADV7391BCPZ IC ENCODER VIDEO W/DAC 32LFCSP
ADV7511KSTZ IC XMITTER HDMI 12BIT 100LQFP
ADV7511WBSWZ IC XMITTER HDMI AUTO 64LQFP
ADV7622BSTZ-RL IC TXRX HDMI 4:1 144LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7322 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder
ADV73225709 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225710 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225718 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225719 制造商:LG Corporation 功能描述:Frame Assembly