- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1443D200HD (NXP Semiconductors N.V.) Dual channel 14-bit ADC; 200 Msps; JESD204B-compliant CGVxpress? serial outputs PDF資料下載
參數(shù)資料
| 型號： | ADC1443D200HD |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual channel 14-bit ADC; 200 Msps; JESD204B-compliant CGVxpress? serial outputs |
| 封裝： | ADC1443D200HD/C1<SOT935-2 (HLQFN56R)|<<http://www.nxp.com/packages/SOT935-2.html<1<Always Pb-free,; |
| 文件頁數(shù)： | 25/50頁 |
| 文件大?。?/td> | 408K |
| 代理商： | ADC1443D200HD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
ADC1443D_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 1 — 28 September 2011
25 of 50
NXP Semiconductors
ADC1443D series
Dual 14-bit ADC; 125, 160 or 200 Msps; JESD204A/B serial outputs
11.2.2
Equivalent input circuit
Figure 32
shows the equivalent circuit of the input clock buffer. The input signal must be
AC-coupled and the common-mode voltage of the differential input stage is set via internal
5 k
resistors.
11.2.3
Clock input divider
The ADC1443D contains an input clock divider that divides the incoming clock (clock
frequency f
clk
) by a factor of 1 to 8. it outputs the sampling clock (sampling frequency f
s
)
(see bits CLK_DIV[1:0] in
Table 23
). This feature delivers a higher clock frequency with
better jitter performance, leading to a better SNR result once acquisition has been
performed.
11.2.4
Multi-device synchronization (pins SYSREF, SYSREFN and SYSREFP)
The multi-device synchronization can be controlled with a single-ended or a differential
SYSREF signal.
A high level on SYSREF resets the clock divider phase registers. In a multi-device
application and when the clock divider factor is higher than 1, the ADC1443D
synchronization aligns all sampling clock edges (see
Table 8
and
Figure 4
).
11.3 Digital outputs
11.3.1
Digital output buffers
The JESD204A/JESD204B standard specifies that both the receiver and the transmitter
must be provided by the same supply if they are connected in DC-coupling.
Fig 32. Equivalent input circuit
CLKP
CLKM
001aan476
PACKAGE
ESD
PARASITICS
5 k
Ω
V
cm(clk)
5 k
Ω
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1610S065HN | Single 16-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| ADC1610S065HN | Single 16-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| ADC1610S080HN | Single 16-bit ADC 80 Msps CMOS or LVDS DDR digital outputs |
| ADC1610S105HN | Single 16-bit ADC 105 Msps CMOS or LVDS DDR digital outputs |
| ADC1610S125HN | Single 16-bit ADC 125 Msps CMOS or LVDS DDR digital outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1443D200HD-C1 | 制造商:Integrated Device Technology Inc 功能描述:HLQFN56R - Bulk |
| ADC1443D200W1-DB | 制造商:Integrated Device Technology Inc 功能描述:BOARD - Boxed Product (Development Kits) |
| ADC1443D200W4-DB | 制造商:Integrated Device Technology Inc 功能描述:BOARD - Boxed Product (Development Kits) |
| ADC1443D200WO-DB | 制造商:Integrated Device Technology Inc 功能描述:BOARD - Boxed Product (Development Kits) |
| ADC1443D250HD-C1 | 功能描述:IC ADC 14BIT 2CH 250MSPS 56HLQFN 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):在售 標準包裝:348 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。