
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 11: QVCP
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
11-32
The usage of address bit 12 would indicate a 8 kB aperture space for the QVCP. This
is however not the case, in the current implementation only bits 11:9 are used
because the QVCP occupies only a 4 kB address space. The 12’th bit is reserved for
future extensions and alignment purposes.
3.3.3
Data Flow Selection
Pool resources are functional units which do not have a xed assignment to a specic
layer. Depending on the use case a resource is assigned to a specic layer.
Two 32-bit registers, POOL_RESOURCE_ID and
POOL_RESOURCE_LAYER_ASSIGNMENT, are used to assign a specic resource
to a layer. One is used to identify the resource to be assigned. The other register is
split up into 4-bit chunks which contain the specic assignment for the resource
identied in the rst register. This allows for up to 8 resources of the same kind per
functional unit. In this specic QVCP implementation, only two of the same kinds of
pool resources are needed. The remaining 6 slots are reserved for future
implementation. These two registers act in the same way as described earlier for the
aperture assignment. They are used to perform the assignment for all resources,
which is again stored in an internal table in which the two registers are the access
point. The ID register has to be programmed rst.
The resource layer assignment for the 2-layer, 1-pool resource scenario is shown in
Figure 11:
Resource Layer and ID
Table 11: Resource-Layer Assignment for Pool Resource
PR1
Assignment
4’b000
Resource is assigned to layer 1.
4’b001
Resource is assigned to layer 2.
Figure 12:
2-Layer 1 Resource Elements Scenario
Pool Resource ID
PR1
res.
0
4
8
12
16
20
24
28
Pool Resource ID Register (PRID)
Pool Resource Assignment Register
PR1
In1
In2
Out1
Out2
Pool
Mux