
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 7: PCI-XIO Module
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
7-26
10
pci1_wr_post_en
R/W
0
Enable write posting to pci_base1 address range.
9
en_serr_seen
R/W
0
Enable monitoring of the SERR pin.
8:7
Reserved
R
0
6
en_base10_spec_rd
R/W
1
Read ahead to optimize PCI read latency to base 10.
5
en_base14_spec_rd
R/W
0
Read ahead to optimize PCI read latency to base 14.
4
en_base18_spec_rd
R/W
0
Read ahead to optimize PCI read latency to base 18.
3
disable_subword2_10
R/W
0
Disable subword access to/from Base10 aperture.
2
disable_subword2_14
R/W
1
Disable subword access to/from Base14 aperture.
1
disable_subword2_18
R/W
1
Disable subword access to/from Base18 aperture.
0
en_retry_timer
R/W
1
Enables timer for 16 tic rule enforcer. This bit does not affect access
to the XIO aperture.
Offset 0x04 0018
PCI_Base1_lo
31:21
pci_base1_lo
R/W
0
For internal address decoding: low bar of rst aperture for external
PCI access. This register affects the decode and routing of the bus
controllers. It should not be relied on as stable for 10 clocks after
writing. It is recommended that the PCI_Base1_lo be initialized
before the PCI_Base1_hi to avoid a potentially large segment of
address space being temporarily allocated to PCI space.
20:0
Reserved
R
0
Offset 0x04 001C
PCI_Base1_hi
31:21
pci_base1_hi
R/W
0
For internal address decoding: high bar of rst aperture for external
PCI access (up to but not including). This register affects the
decode and routing of the bus controllers. It should not be relied on
as stable for 10 clocks after writing. It is recommended the
PCI_Base1_lo be initialized before the PCI_Base1_hi to avoid a
potentially large segment of address space being temporarily
allocated to PCI space.
20:0
Reserved
R
0
Offset 0x04 0020
PCI_Base2_lo
31:21
pci_base2_lo
R/W
0
For internal address decoding: low bar of second aperture for
external PCI access. This register affects the decode and routing of
the bus controllers. It should not be relied on as stable for 10 clocks
after writing. It is recommended the PCI_Base2_lo be initialized
before the PCI_Base2_hi to avoid a potentially large segment of
address space being temporarily allocated to PCI space. The
PCI_Base2 aperture may be declared as a internal view of PCI IO
space or as PCI memory space. See pci_io register for more
information.
20:0
Reserved
R
0
Table 8: Registers Description
Bit
Symbol
Acces
s
Value
Description