- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366267 > 84C300A 84C300A 4-Port Fast Ethernet Controller manual 3/98 PDF資料下載
參數(shù)資料
| 型號： | 84C300A |
| 英文描述： | 84C300A 4-Port Fast Ethernet Controller manual 3/98 |
| 中文描述： | 84C300A 4端口快速以太網(wǎng)控制器手冊3 / 98 |
| 文件頁數(shù)： | 5/56頁 |
| 文件大?。?/td> | 523K |
| 代理商： | 84C300A |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
84C300A 4-Port
Fast Ethernet Controller
4-5
5
MD400152/E
Pin
Pin Name
I/O
Description
44, 57
64, 73
TXRDY_[1:4]
O
Transmit Ready
These are active high three state outputs. When enabled, these outputs function as
a flag that indicates whether the associated port’s transmit FIFO has enough space
available to meet the threshold value programmed in the FIFO threshold register.
When enabled, a high value on any of these outputs indicates that the associated
port’s transmit FIFO has greater than or equal to the threshold number of double word
spaces available in the FIFO and a low value indicates it does not. The tristate drivers
for all these outputs are enabled by a low value on the TXINTEN input pin.
42, 56
63, 72
RXRDY_[1:4]
O
Receive Ready
These are active high three state outputs. When enabled, these outputs function as
a flag that indicates whether the associated port’s receive FIFO has enough data
available to meet the threshold value programmed in the FIFO threshold register.
When enabled, a high value on any of these outputs indicates that the associated
port’s receive FIFO has greater than or equal to the threshold number of double
words available in the FIFO or has a completed receive packet in the FIFO as
indicated by the packets status double word being in the FIFO. The tristate drivers
for all these outputs are enabled by a low value on the RXINTEN input pin.
39
SPDTAVL
O
Space Data Available
This is an active high output that can be used for validating reads from the receive
FIFO during a read operation and preventing over writes to the transmit FIFO during
a write operation. For further details, please refer to the Transmit Data Write Timing
and the Receive Data Read Timing diagrams.
40
RXTXEOF
I/O
Receive Transmit End of Frame
This is a bidirectional pin that is used to signal the last double word of a transmit or
receive packet. During receive FIFO reads this pin is enabled as an output and when
detected high indicates that the last double word of a receive packet has been read
from the receive FIFO. During transmit FIFO writes this pin is an input and when
asserted high during a write it indicates that this is the final double word of a transmit
packet. In the transmit FIFO write case the value of this signal is stored as the 33rd
bit in the FIFO. In the receive FIFO read case the value of this signal is read out as
the 33rd bit of the receive FIFO.
41
TXNOCRC
I
Transmit No CRC
This active high input is used to control appending of a CRC to a transmit packet.
A transmit packet can be made to exclude appending a CRC value if this input is held
high any time during a packet write to the transmit FIFO. Transmission of all packets
without CRC can be done by setting bit #4 of configuration register #1. It should be
noted that TXNOCRC pin can be used to control CRC encapsulation only on a per
packet basis.
Receive/Transmit Data
This is the bidirectional data bus for reads from the receive FIFO or writes to the
transmit FIFO of the chip. Bus direction is controlled via RXINTEN and RXDEN for
reads; TXINTEN and TXWREN are used for writes. Data is clocked with the
RXRD_TXWR strobe input.
80-84
86-89
91-94
96-101
107-112
115-121
RXXDAA[31:0]
I/O
Pin Description (cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 84C30A | 84C30A 10 Mbps Controller (MAC) manual 12/96 |
| 84C300A | 4-Port Fast Ethernet Controller(四端口快速以太網(wǎng)控制器) |
| 84CNQ035 | Schottky Rectifier |
| 84CNQ040 | Schottky Rectifier |
| 84CNQ045 | Schottky Rectifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 84C30A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:84C30A 10 Mbps Controller (MAC) manual 12/96 |
| 84C3A-A12-J06 | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J06L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J08L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J10L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。