參數(shù)資料
型號(hào)： 84C300A
英文描述： 84C300A 4-Port Fast Ethernet Controller manual 3/98
中文描述： 84C300A 4端口快速以太網(wǎng)控制器手冊(cè)3 / 98
文件頁(yè)數(shù)： 31/56頁(yè)
文件大?。?/td> 523K
代理商： 84C300A
84C300A 4-Port
Fast Ethernet Controller
4-31
MD400152/E
Configuration Register #2
Allows for control of a port’s transmission of one packet at
a time, Busmode, Multi-cast hash filter, reception of runt
frames, and halting new transmissions until one of the
port’s transmit status registers is cleared.
Mode A: Don’t Load Tx Status Upon Successful
Transmit Mode
If bit #0 of configuration register #2 is set, then a
packet that has been transmitted successfully will not
have it’s status loaded into either of the two internal
transmit status registers.
Mode B: Disable Further Transmission Upon Full
Tx Status Register Mode
If bit #1 of configuration register #2 is set, whenever
both Tx Status Registers have been filled, no new
transmissions will occur until one of the Tx Status
Registers is cleared, even if the transmit FIFO has
transmit data.
Mode C: EOF on Data
This function puts a HIGH EOF value on both the last
double word of data and the status double word.
Mode D: Multicast Mode
Each port has a 64 bit multicast address filter register
which can be accessed as shown in the Internal Port
Register Addressing Table 3.6.1 on page 23. When
a port is programmed to receive multicast frames
(match mode 3), after computing the CRC on the
address field of the receiving frame (first 6 bytes), it
7
6
5
4
3
2
1
0
Bit
0
Value
‘1’
Definition
Disables loads to the transmit
status register upon a successful
transmission.
Disables new transmissions upon a
full transmit status register condition.
Generates an EOF on both the last
double word of data and also the
status double word.
Enables the hash filter for
multicast operation.
R/W
R/W
Default
0
Mode
A
1
‘1’
R/W
0
B
2
‘1’
R/W
0
C
3
‘1’
R/W
0
D
4
‘1’
Enables the reception of packets
without a discard even if the
RXABORTgoes high during the
reception of a packet.
Packs only two bytes
into the first double
word written to the
Receive FIFO.
[1]
Normal mode.
[2]
SQE Test Pass
SQE Test Fail
[4]
When this bit is SET, the TXRDY
is driven low after an EOF is
written into the transmit FIFO and
stays low until the packet is
successfully transmitted.
Sets the chip into Big Endian Mode
R/W
0
E
5
[3]
‘1’
W only
0
F1
‘0’
‘1’
‘0’
‘1’
R only
0
F2
6
R/W
0
G
7
‘1’
R/W
0
H
Configuration Register #2
Notes:
1. Non-Bidirectional Byte Enable Mode only.
2. Must be used for Bidirectional Byte Enable Mode.
3. This bit address is shared for two functions.
4. Read will clear this bit to ‘0’.
相關(guān)PDF資料
PDF描述
84C30A 84C30A 10 Mbps Controller (MAC) manual 12/96
84C300A 4-Port Fast Ethernet Controller(四端口快速以太網(wǎng)控制器)
84CNQ035 Schottky Rectifier
84CNQ040 Schottky Rectifier
84CNQ045 Schottky Rectifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
84C30A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:84C30A 10 Mbps Controller (MAC) manual 12/96
84C3A-A12-J06 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J06L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J08L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J10L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*