- 您現在的位置：買賣IC網 > PDF目錄366267 > 84C300A 84C300A 4-Port Fast Ethernet Controller manual 3/98 PDF資料下載
參數資料
| 型號： | 84C300A |
| 英文描述： | 84C300A 4-Port Fast Ethernet Controller manual 3/98 |
| 中文描述： | 84C300A 4端口快速以太網控制器手冊3 / 98 |
| 文件頁數： | 27/56頁 |
| 文件大?。?/td> | 523K |
| 代理商： | 84C300A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
84C300A 4-Port
Fast Ethernet Controller
4-27
MD400152/E
3.6.5 Receive Command Register
A port’s Receive Command Register has two primary
functions, it specifies the Address Match Mode, and it
specifies which types of receive frames will be received
and if an associated interrupt will be produced. To set
interrupt conditions the Receive Command Register uses
bits 5 through 0 in conjunction with bit #7 of configuration
register #1.
Bit 7 of configuration register #1 is a general receive
interrupt disable. Setting this bit HIGH disables all receive
interrupt conditions even f one of the bits 0 through 5 n the
receive command register is set HIGH. This allows ena-
bling reception of receive packets with errors without an
interrupt being produced. With the general receive inter-
rupt bit LOW, a receive interrupt can be produced on one
or more of he ollowing conditions by setting ts associated
interrupt enable bit in the receive command register:
Receive Command Register Format
7
6
5
4
3
2
1
0
Receive
Command
Register
Receive
Command
Register
Values
Definition
R/W
Default
Values
Upon Reset
Bit 0
1
Enables Reception of packets with a receive overflow error
without generating an RXDC. If Bit 7 of Configuration
Register #1 is ‘0’, receive overflow error will assert interrupt
if this bit is ‘1’.
Automatically discards packets with a receive overflow error
by generating an RXDC.
Enables Reception of packets with a receive CRC error
without generating an RXDC. If Bit 7 of Configuration
Register #1 is ‘0’, receive CRC error will assert interrupt
if this bit is ‘1’.
Automatically discards packets with a receive CRC error by
generating an RXDC.
Enables Reception of oversized packets without generating
an RXDC. If Bit 7 of Configuration Register #1 is ‘0’,
oversized receive packet will assert interrupt if this bit is ‘1’.
Automatically discards oversized receive packets by
generating an RXDC.
Enables Reception of undersized packets without generating
an RXDC. If Bit 7 of Configuration Register #1 is ‘0’,
undersized receive packet will assert interrupt if this bit is ‘1’.
Automatically discards undersized receive packets by
generating an RXDC.
If Bit 7 of Configuration Register #1 is ‘0’, setting this bit to ‘1’
asserts interrupt as an indication of the first 12 bytes received.
If Bit 7 of Configuration Register #1 is ‘0’, setting this bit to ‘1’
asserts interrupt as an indication of the reception of a good
packet for debugging purposes.
Match mode 0.
Please refer to the following table for match mode definitions.
Match mode 1.
Please refer to the following table for match mode definitions.
W
0
0
W
0
Bit 1
1
W
0
0
W
0
Bit 2
1
W
0
0
W
0
Bit 3
1
W
0
0
W
0
Bit 4
1
W
0
Bit 5
1
W
0
Bit 6
Bit 7
相關PDF資料 |
PDF描述 |
|---|---|
| 84C30A | 84C30A 10 Mbps Controller (MAC) manual 12/96 |
| 84C300A | 4-Port Fast Ethernet Controller(四端口快速以太網控制器) |
| 84CNQ035 | Schottky Rectifier |
| 84CNQ040 | Schottky Rectifier |
| 84CNQ045 | Schottky Rectifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 84C30A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:84C30A 10 Mbps Controller (MAC) manual 12/96 |
| 84C3A-A12-J06 | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J06L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J08L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J10L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
發(fā)布緊急采購，3分鐘左右您將得到回復。