- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366267 > 84C300A 84C300A 4-Port Fast Ethernet Controller manual 3/98 PDF資料下載
參數(shù)資料
| 型號： | 84C300A |
| 英文描述： | 84C300A 4-Port Fast Ethernet Controller manual 3/98 |
| 中文描述： | 84C300A 4端口快速以太網(wǎng)控制器手冊3 / 98 |
| 文件頁數(shù)： | 32/56頁 |
| 文件大?。?/td> | 523K |
| 代理商： | 84C300A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
84C300A 4-Port
Fast Ethernet Controller
4-32
MD400152/E
will index to the multicast address filter register de-
pending on bits 0 o 5 of he CRC. If he corresponding
bit is a ‘1’ it will receive the frame, otherwise it will
discard the frame.
Mode E: Receive Without Discard Mode
When his bit s written “High”, packets will be received
without discarding even if the RXABORT goes high
during reception.
Mode F1/F2: Pack Only Two Valid Bytes in First
Receive Double Word/SQE Status, Bit 5
Mode F1: When this bit is written HIGH, the first
double word of data written to the receive FIFO for a
receive packet will have only two valid bytes. When
this first double word is read out of the receive FIFO,
which wo bytes are valid depends on whether he port
has been programmed for Big Endian or Little Endian
data formats. Thus, if bit 7 of Configuration Register
#2 (Endianess selection) is set HIGH (Big Endian),
RXTXDATA[15:0] will be valid or he irst double word
read; if bit 7 is set LOW (Little Endian),
RXTXDATA[31:16] will be valid. All subsequent
double words of data read from the receive FIFO will
contain 4 valid bytes except for the last double word
which may not have all 4 bytes valid.
Mode F2: Reading this bit provides SQE test results.
The SQE function is always on; reading this register
causes an automatic reset of this bit value to “zero”.
Mode G: Successful Packet Transmission Com-
plete Feature
This feature is programmable by setting bit 6 of
configuration register #2 to a 1’ value. If this bit s set,
then, independent of the FIFO threshold setting, the
corresponding port’s TXRDY pin will go LOW once
the final double word of data for a transmit packet is
written to the transmit FIFO. Once a port’s TXRDY
has been driven LOW due to this condition, it will
remain LOW until he packet has completed ransmis-
sion without error or until a transmission exception
condition causing the TXRET pin to go HIGH is
cleared. This allows the user to determine when a
packet has completed successful transmission by
detecting when the corresponding port’s TXRDY
goes HIGH after the final double word of the packet
has been written. After TXRDY goes LOW due to a
double word write with the RXTXEOF pin HIGH,
further writes to the transmit FIFO are allowed as ong
as the SPDTAVL pin indicates that there is still space
available within the transmit FIFO.
Mode H: Big Endian Mode
Writing this bit HIGH programs the port to Big Endian
mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 84C30A | 84C30A 10 Mbps Controller (MAC) manual 12/96 |
| 84C300A | 4-Port Fast Ethernet Controller(四端口快速以太網(wǎng)控制器) |
| 84CNQ035 | Schottky Rectifier |
| 84CNQ040 | Schottky Rectifier |
| 84CNQ045 | Schottky Rectifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 84C30A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:84C30A 10 Mbps Controller (MAC) manual 12/96 |
| 84C3A-A12-J06 | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J06L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J08L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
| 84C3A-A12-J10L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn |
發(fā)布緊急采購，3分鐘左右您將得到回復。