參數資料
型號: 84C300A
英文描述: 84C300A 4-Port Fast Ethernet Controller manual 3/98
中文描述: 84C300A 4端口快速以太網控制器手冊3 / 98
文件頁數: 2/56頁
文件大?。?/td> 523K
代理商: 84C300A
84C300A 4-Port
Fast Ethernet Controller
4-2
MD400152/E
Table of Contents
1.0 Pin Description
2.0 Introduction
3.0 Functional Description
3.1 Frame Format
3.2 Packet Transmission per Port
3.2.1 Controlling Transmit Packet
Encapsulation
3.2.2 Transmission Initiation/Deferral
3.2.3 Collision on Transmit
3.2.4 Transmit Termination Conditions
3.2.5 Conditions That Will Cause a Port’s
TXRET Pin to go HIGH
3.2.6 Detecting and Clearing a
Transmit Retry Condition
3.3. Packet Reception Per Port
3.3.1 Preamble Processing
3.3.2 Address Matching
3.3.3 Terminating Reception
3.3.4 Using the RXABORT Pins to Terminate
Reception of a Packet
3.3.5 Receive Discard Conditions
3.4 System Interface
3.5 FIFO Interface
3.5.1 Little Endian and Big Endian Format
3.5.2 Transmit FIFO Interface
3.5.3 Receive FIFO Interface
3.5.4 Special Conditions on
RXRD_TXWR Clock Input
3.6 Register Interface
3.6.1 Internal Port Register Addressing
Table
3.6.2 Station Address Register
3.6.3 Transmit Command Register
3.6.4 Transmit Status Register
3.6.5 Receive Command Register
3.6.6 Receive Status Register
3.6.7 Configuration Registers
3.6.8 FIFO Threshold Register
3.6.9 Defer Register Calculations for
the 84C300A
3.6.10 Transmit Control/Product I.D. Register
3.6.11 Full Duplex Status Register
3.7 Counters
3.7.1 Accessing the Counters
3.7.2 Counter Value after Read Operation
Completion
3.7.3 Counter Behavior Upon Reading
Maximum Count
3.7.4 Counter Interrupt Condition
4.0 DC Characteristics
5.0 Command/Status Interface Timing
5.01 Command/Status Interface Read Timing
5.02 Command/Status Interface Write Timing
6.0 Transmit Interface Timing
6.01 Ethernet Transmit Interface Timing
6.02 Ethernet Receive Interface Timing
7.0 Transmit Data Interface Write Timing
7.01 Transmit Data Interface Write Timing 1
7.02 Transmit Data Interface Write Timing 2
8.0 Receive Data Interface Read Timing
8.01 Receive Data Interface Read Timing 1
8.02 Receive Data Interface Read Timing 2
9.0 Transmit Data Interface Timing on
Exception Conditions
10.0 Receive Data Interface Timing on
Exception Conditions
11.0 Reset Timing
Illustrations
Figure 1. Functional Block Diagram of the 84C300A
Figure 2. 84C300A Pin Configuration
Figure 3. Typical Application Example
相關PDF資料
PDF描述
84C30A 84C30A 10 Mbps Controller (MAC) manual 12/96
84C300A 4-Port Fast Ethernet Controller(四端口快速以太網控制器)
84CNQ035 Schottky Rectifier
84CNQ040 Schottky Rectifier
84CNQ045 Schottky Rectifier
相關代理商/技術參數
參數描述
84C30A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:84C30A 10 Mbps Controller (MAC) manual 12/96
84C3A-A12-J06 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J06L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J08L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J10L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn