- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄382741 > Z80B-PIO Z8 Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | Z80B-PIO |
| 英文描述： | Z8 Microcontrollers |
| 中文描述： | Z8微控制器 |
| 文件頁(yè)數(shù)： | 45/222頁(yè) |
| 文件大小： | 1595K |
| 代理商： | Z80B-PIO |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)
Z8 Microcontrollers
Reset—Watch-Dog Timer
ZiLOG
UM001600-Z8X0599
4-7
4.3 WATCH-DOG TIMER (WDT)
The WDT is a retriggerable one-shot timer that resets the
Z8 if it reaches its terminal count. When operating in the
RUN or HALT modes, a WDT reset is functionally equiva-
lent to a hardware
POR
reset. The WDT is initially enabled
by executing the WDT instruction and refreshed on subse-
quent executions of the WDT instruction. The WDT cannot
be disabled after it has been initially enabled. Permanently
enabled WDTs are always enabled and the WDT instruc-
tion is used to refresh it. The WDT circuit is driven by an
on-board RC oscillator or external oscillator from the
XTAL1 pin. The POR clock source is selected with bit 4 of
the Watch-Dog Timer Mode register (WDTMR). In some
cases, a Z8 that offers the WDT but does not have a WDT-
MR register, has a fixed WDT timeout and uses the on
board RC oscillator as the only clock source. Please refer
to specific product specifications for selectability of time-
out, WDT during HALT and STOP modes, source of WDT
clock, and availability of the permanently-on WDT option.
Note:
Execution of the WDT instruction affects the Z
(zero), S (sign), and V (overflow) flags.
Note:
The WDTMR register is accessible only during the
first 60 processor cycles from the execution of the first
instruction after Power-On Reset, Watch-Dog Reset or a
Stop-Mode Recovery. After this point, the register cannot
be modified by any means, intentional or otherwise. The
WDTMR is a write-only register.
The WDTMR is located in Expanded Register File Bank F,
register 0FH. The control bits are described as follows:
WDT Time Select (D1, D0).
Bits 0 and 1 control a tap
circuit that determines the time-out period. Table 4-5
shows the different values that can be obtained. The de-
fault value of D1 and D0 are 0 and 1, respectively.
WDT During HALT (D2).
This bit determines whether
or not the WDT is active during HALT mode. A 1 indicates
active during HALT. The default is 1. A WDT time out dur-
ing HALT mode will reset control register ports to their de-
fault reset conditions.
WDT During STOP (D3).
This bit determines whether
or not the WDT is active during STOP mode. Since XTAL
clock is stopped during STOP Mode, unless as specified
below, the on-board RC must be selected as the clock
source to the POR counter. A 1 indicates active during
STOP. The default is 1. If bits D3 and D4 are both set to 1,
the WDT only, is driven by the external clock during STOP
mode. This feature makes it possible to wake up from
STOP mode from an internal source. Please refer to spe-
cific product specifications for conditions of control and
port registers when the Z8 comes out of STOP mode. A
WDT time out during STOP mode will not reset all control
registers. The reset conditions of the ports from STOP
mode due to WDT time out is the same as if recovered us-
ing any of the other STOP mode sources.
Figure 4-5. Example of Z8 Watch-Dog Timer
Mode Register (Write-Only)
D7 D6 D5 D4 D3 D2 D1 D0
WDTMR (F) 0F
INT
WDT RC SYS
TAP* OSC CLK
00 5 128
01** 10 256
10 20 512
11 80 2048
WDT During HALT
0 OFF
1 ON *
WDT During STOP
0 OFF
1 ON *
XTAL1/INT RC
0 On-Board RC *
1 XTAL
Select for WDT
* Must be 0 for Z86C03
** Default setting after RESET
Reserved (Must be 0)
Table 4-5. Time-Out Period of the WDT
Typical
Time-Out of
Internal RC OSC
5 ms min
15 ms min
25 ms min
100 ms min
Time-Out of
D1
0
0
1
1
D0
0
1
0
1
SYS Clock
256TpC
512TpC
1024TpC
4096TpC
Notes:
TpC = XTAL clock cycle
The default on reset is, D0 = 1 and D1 = 0.
The values given are for VCC = 5.0V.
See the device product specification for exact WDTMR time
out select options available.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z86E2116PSC | Z8 Microcontrollers |
| Z8300-1PS | 8-Bit Microprocessor |
| Z8300-3PS | Microprocessor |
| Z8340-1PS | I/O Controller |
| Z8340-3PS | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z80B-SIO/O | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Z8 Microcontrollers |
| Z80C30 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:CMOS SCC SERIAL COMMUNICATIONS CONTROLLER |
| Z80C30-06LME | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| Z80C30-06PSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| Z80C30-06VSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。