- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1977 > XRT86VX38IB329-F (Exar Corporation)IC TI/E1/J1 FRAMER/LIU 329FPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT86VX38IB329-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 26/61頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TI/E1/J1 FRAMER/LIU 329FPBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 控制器類型： | T1/E1/J1 調(diào)幀器，LIU |
| 電源電壓： | 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 329-FBGA |
| 供應(yīng)商設(shè)備封裝： | 329-FPBGA（17x17） |
| 包裝： | 散裝 |
| 其它名稱： | 1016-1439 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
XRT86VX38
29
OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
REV. 1.0.3
RDY/DTACK
M16
L16
O
12
Ready/Data Transfer Acknowledge Output:
The exact behavior of this pin depends upon the type of
Microprocessor/Microcontroller the XRT86VX38 has been
configured to operate in, as defined by the PTYPE[2:0]
pins.
Intel Asynchronous Mode - RDY - Ready Output
Tis output pin will function as the “active-low” READY out-
put.
During a READ or WRITE cycle, the Microprocessor Inter-
face block will toggle this output pin to the logic low level,
ONLY when the Microprocessor Interface is ready to com-
plete or terminate the current READ or WRITE cycle. Once
the Microprocessor has determined that this input pin has
toggled to the logic “l(fā)ow” level, then it is now safe for it to
move on and execute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor
Interface block is holding this output pin at a logic “high”
level, then the Microprocessor is expected to extend this
READ or WRITE cycle, until it detects this output pin being
toggled to the logic low level.
Motorola Asynchronous Mode - DTACK - Data Transfer
Acknowledge Output
Tis output pin will function as the “active-low” DTACK out-
put.
During a READ or WRITE cycle, the Microprocessor Inter-
face block will toggle this output pin to the logic low level,
ONLY when the Microprocessor Interface is ready to com-
plete or terminate the current READ or WRITE cycle. Once
the Microprocessor has determined that this input pin has
toggled to the logic “l(fā)ow” level, then it is now safe for it to
move on and execute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor
Interface block is holding this output pin at a logic “high”
level, then the Microprocessor is expected to extend this
READ or WRITE cycle, until it detects this output pin being
toggled to the logic low level.
MICROPROCESSOR INTERFACE
SIGNAL NAME
329 PKG
BALL#
256 PKG
BALL #
TYPE
OUTPUT
DRIVE (MA)
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT94L31IB-L | IC MAPPER DS3/E3/STS-1 504TBGA |
| XRT94L33IB-L | IC MAPPER DS3/E3/STS-1 504TBGA |
| XRT94L43IB-F | IC MAPPER SONET/SDH OC12 516BGA |
| XS1-G02B-FB144-I4 | IC MCU 32BIT 16KB OTP 144FBGA |
| XTR114U/2K5 | IC 4-20MA I-TRANSMITTER 14-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT91L30 | 制造商:EXAR 制造商全稱:EXAR 功能描述:STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER |
| XRT91L30_0611 | 制造商:EXAR 制造商全稱:EXAR 功能描述:STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER |
| XRT91L30_10 | 制造商:EXAR 制造商全稱:EXAR 功能描述:STS12-STM4 OR STS3-STM1 SONET-SDH Transceiver |
| XRT91L306 | 制造商:EXAR 制造商全稱:EXAR 功能描述:STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER |
| XRT91L30ES | 功能描述:總線收發(fā)器 RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。