參數(shù)資料
型號： XC3S1400AN-5FGG484C
廠商： Xilinx Inc
文件頁數(shù)： 85/123頁
文件大?。?/td> 0K
描述： IC FPGA SPARTAN-3AN 484FPGA
標準包裝： 60
系列： Spartan®-3AN
LAB/CLB數(shù)： 2816
邏輯元件/單元數(shù)： 25344
RAM 位總計： 589824
輸入/輸出數(shù)： 372
門數(shù)： 1400000
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 484-BBGA
供應(yīng)商設(shè)備封裝： 484-FBGA
Spartan-3AN FPGA Family: DC and Switching Characteristics
DS557 (v4.1) April 1, 2011
Product Specification
64
Slave Parallel Mode Timing
X-Ref Target - Figure 15
Figure 15: Waveforms for Slave Parallel Configuration
Table 56: Timing for the Slave Parallel Configuration Mode
Symbol
Description
All Speed Grades
Units
Min
Max
Setup Times
TSMDCC
The time from the setup of data at the D0-D7 pins to the rising transition at the CCLK pin
7
–ns
TSMCSCC
Setup time on the CSI_B pin before the rising transition at the CCLK pin
7
–ns
Setup time on the RDWR_B pin before the rising transition at the CCLK pin
15
–ns
Hold Times
TSMCCD
The time from the rising transition at the CCLK pin to the point when data is last held at
the D0-D7 pins
1.0
–ns
TSMCCCS
The time from the rising transition at the CCLK pin to the point when a logic level is last
held at the CSO_B pin
0
–ns
TSMWCC
The time from the rising transition at the CCLK pin to the point when a logic level is last
held at the RDWR_B pin
0
–ns
Clock Timing
TCCH
The High pulse width at the CCLK input pin
5
–ns
TCCL
The Low pulse width at the CCLK input pin
5
–ns
FCCPAR
Frequency of the clock signal
at the CCLK input pin
No bitstream compression
0
80
MHz
With bitstream compression
0
80
MHz
Notes:
1.
The numbers in this table are based on the operating conditions set forth in Table 10.
2.
Some Xilinx documents refer to Parallel modes as SelectMAP modes.
DS529-3_02_051607
Byte 0
Byte 1
Byte n
Byte n+1
T
SMWCC
1/F
CCPAR
T
SMCCCS
T
SCCH
T
SMCCW
T
SMCCD
T
SMCSCC
T
SMDCC
PROG_B
(Input)
(Open-Drain)
INIT_B
(Input)
CSI_B
RDWR_B
(Input)
CCLK
(Inputs)
D0 - D7
T
MCCH
T
SCCL
T
MCCL
Notes:
1.
It is possible to abort configuration by pulling CSI_B Low in a given CCLK cycle, then switching RDWR_B Low or High in any subsequent
cycle for which CSI_B remains Low. The RDWR_B pin asynchronously controls the driver impedance of the D0–D7 bus. When RDWR_B
switches High, be careful to avoid contention on the D0–D7 bus.
2.
To pause configuration, pause CCLK instead of de-asserting CSI_B. See UG332, Chapter 7, section “Non-Continuous SelectMAP Data
Loading” for more details.
相關(guān)PDF資料
PDF描述
25AA080DT-I/MNY IC SRL EEPROM 1KX8 1.8V 8-TDFN
3344-38 SCREW BRDLOCK M2.5 0.31" 1=1PC
XCV50E-7PQ240C IC FPGA 1.8V 71K GATES 240-PQFP
25AA080CT-I/MNY IC SRL EEPROM 1KX8 1.8V 8-TDFN
3344-26 SCREW BRDLOCK M2.6 0.31" 1=1PC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S1400AN-5FGG676C 功能描述:IC FPGA SPARTAN -3N1400K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3AN 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA（23x23） 其它名稱:220-1241
XC3S1500 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA
XC3S1500-4CP132C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA
XC3S1500-4CP132I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA
XC3S1500-4CPG132C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*