Publication Release Date: August 2006 - 51 - Revision 1.0 Bit 3: Clear Master FIFO Clear Master FIFO. Master " />
參數(shù)資料
型號: W83L951DG
廠商: Nuvoton Technology Corporation of America
文件頁數(shù): 64/112頁
文件大小: 0K
描述: IC EMBEDDED CNTRLR 128-LQFP
標準包裝: 90
系列: W83
核心處理器: 8051
芯體尺寸: 8-位
速度: 24MHz
連通性: 主機接口,PS/2,SMBus,UART/USART
外圍設(shè)備: PWM,WDT
輸入/輸出數(shù): 104
程序存儲器容量: 64KB(64K x 8)
程序存儲器類型: 閃存
RAM 容量: 2K x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b; D/A 2x8b
振蕩器型: 外部
工作溫度: 0°C ~ 70°C
封裝/外殼: 128-LQFP
包裝: 托盤
W83L951DG/W83L951FG
Publication Release Date: August 2006
- 51 -
Revision 1.0
Bit 3: Clear Master FIFO
Clear Master FIFO. Master will stop transfer immediately and generate Stop phase. After SMBus
finishes the action, SMBus responds to micro-processor via FIFO Clear Finished Event in Master
Status Register.
Bit 2~0: Reserved
6.4.1.5
Master Data FIFO Register (SM1/2MFIFO) (Default Value: 0000_0000)
This FIFO register stores the data from Master.
Only allow writing in MST mode, and only allowed to read in MSR mode. Default is MST mode and
transforming is through Data_Ready_Interrupt.
6.4.1.6
Master Control Register (SM1/2MCON) (Default Value: 0100_0000)
Bit 7: Master Enable
Bit 6: Read Mode Select
1: Host Read One Byte Hold Mode.
Master holds bus (drive SCL low) after finishing receiving every byte.
0: Host Read Continue Mode.
Master finishes {Receiving Package -> Stop Phase -> Release Bus} automatically according to read
byte count.
Note: If Read Byte Count initial value is 1, Master will ignore criterion of “Host Read One Byte
Hold Mode”.
Bit 5~0: Read Byte Count
Indicate Read Byte Count. The allowed maximum is 64 bytes block read.
Filled Value
Actual Value
0
64
1~63
6.4.1.7
Master Status Register (SM1/2MSTS) (Default Value: 0000_0000)
Bit 7: Master Rx Timeout Event
Indicate Master generates RX_TIMEOUT (When Master FIFO is full, SCL drive low to
generate
timeout). After the Master generates Stop Phase, will be back to initial state and clear FIFO.
Note: If timeout is not generated by the Master, the response will occur in FIFO Clear Finished
Event in Master Status Register.
Bit 6: Master Tx Timeout Event
Indicate Master generates TX_TIMEOUT (When Master FIFO is empty, SCL drive low to
generate
timeout). After Master generates Stop Phase, will be back to initial state and clear FIFO.
Note: If timeout is not generated by Master, the response is in FIFO Clear Finished Event in
Master Status Register.
相關(guān)PDF資料
PDF描述
X90100M8IZT1 IC DIGITAL CAPACITOR NV 8-MSOP
X9015WS8T1 IC XDCP SGL 32-TAP 10K 8-SOIC
X9110TV14I-2.7 IC XDCP SGL 1024TAP 100K 14TSSOP
X9111TV14I-2.7T1 IC XDCP SGL 1024TAP 100K 14TSSOP
X9116WS8T2 IC XDCP 16-TAP 10K CMOS 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W83L951FG 制造商:WINBOND 制造商全稱:Winbond 功能描述:Mobile Keyboard and Embedded Controller
W84032K05M010 制造商:Woodhead Molex 功能描述:
W8413G38FT 制造商:Dynatech 功能描述:28v
W8-413G38FT 制造商:Dynatech 功能描述:28v
W84601 制造商:Performance Tool 功能描述:16 Blade Mini Feeler Gauge 制造商:PERFORMANCE TOOLS 功能描述:MINI FEELER GAUGE