參數(shù)資料
型號(hào): W25Q64CVSSAG
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 64M X 1 SPI BUS SERIAL EEPROM, PDSO8
封裝: 0.208 INCH, GREEN, SOIC-8
文件頁(yè)數(shù): 36/79頁(yè)
文件大小: 1086K
代理商: W25Q64CVSSAG
W25Q64CV
Publication Release Date: April 01, 2011
- 41 -
Revision C
7.2.21 Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at
previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device
will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated by
driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0) and
at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction
while data is being sent to the device. The Page Program instruction sequence is shown in Figure 19.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits)
should be set to 0. If the last address byte is not zero, and the number of clocks exceed the remaining
page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a
partial page) can be programmed without having any effect on other bytes within the same page. One
condition to perform a partial page program is that the number of clocks can not exceed the remaining
page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the
page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last byte
has been latched. If this is not done the Page Program instruction will not be executed. After /CS is driven
high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC
Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may
still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program
cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions
again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register
is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by
the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.
/CS
CLK
DI
(IO
0)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (02h)
8
9
10
28
29
30
39
24-Bit Address
23
22
21
3
2
1
*
/CS
CLK
40
DI
(IO
0)
41
42
43
44
45
46
47
Data Byte 2
48
49
50
52
53
54
55
20
72
51
39
7
6
5
4
3
2
1
0
31
0
32
33
34
35
36
37
38
Data Byte 1
7
6
5
4
3
2
1
*
Mode 0
Mode 3
Data Byte 3
20
73
20
74
20
75
20
76
20
77
20
78
20
79
0
Data Byte 256
*
7
6
5
4
3
2
1
0
*
7
= MSB
*
6
5
4
3
2
1
0
*
Figure 19. Page Program Instruction Sequence Diagram
相關(guān)PDF資料
PDF描述
WS32K32-100HC 128K X 8 MULTI DEVICE SRAM MODULE, 100 ns, CHIP66
WS128K32-25G4CE 512K X 8 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68
WMS128K8L-35DEQE 128K X 8 STANDARD SRAM, 35 ns, CDSO32
WMF512K8X-120CLQ5 512K X 8 FLASH 5V PROM, 120 ns, CQCC32
WF4M16-150DTI5 4M X 16 FLASH 5V PROM MODULE, 150 ns, CDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25Q64CVSSAP 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CVSSIG 功能描述:IC SPI FLASH 64MBIT 8-SOIC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:SpiFlash® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
W25Q64CVSSIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CVTCAG 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CVTCAP 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI