
CHAPTER 10
SERIAL INTERFACE FUNCTION
User’s Manual U12768EJ4V1UD
239
(2/3)
EXC
Detection of Extension Code Reception
0
Extension code was not received.
1
Extension code was received.
Condition for clearing (EXC = 0)
Condition for setting (EXC = 1)
When a start condition is detected
When a stop condition is detected
Cleared by LREL = 1
When IICE changes from 1 to 0
When RESET is input
When the higher four bits of the received address
data are either “0000” or “1111” (set at the rising
edge of the eighth clock).
COI
Detection of Matching Addresses
0
Addresses do not match.
1
Addresses match.
Condition for clearing (COI = 0)
Condition for setting (COI = 1)
When a start condition is detected
When a stop condition is detected
Cleared by LREL = 1
When IICE changes from 1 to 0
When RESET is input
When the received address matches the local
address (SVA0) (set at the rising edge of the eighth
clock).
TRC
Detection of Transmit/Receive Status
0
Receive status (other than transmit status). The SDA line is set to high impedance.
1
Transmit status. The value in the SO latch is enabled for output to the SDA line (valid starting at the
rising edge of the first byte’s ninth clock).
Condition for clearing (TRC = 0)
Condition for setting (TRC = 1)
When a stop condition is detected
Cleared by LREL = 1
When IICE changes from 1 to 0
Cleared by WREL = 1Note
When ALD changes from 0 to 1
When RESET is input
Master
When “1” is output to the first byte’s LSB (transfer
direction specification bit)
Slave
When a start condition is detected
When not used for communication
Master
When a start condition is generated
Slave
When “1” is input by the first byte’s LSB (transfer
direction specification bit)
Note
When bit 3 (TRC) of IIC status register 0 (IICS0) is 1, if a wait is released by setting bit 5 (WREL) of IIC
control register 0 (IICC0) at the 9th clock, the SDA line becomes high impedance after TRC is cleared.
Remark
LREL:
Bit 6 of IIC control register 0 (IICC0)
IICE:
Bit 7 of IIC control register 0 (IICC0)