參數(shù)資料
型號(hào)： TMS320C241FNS
元件分類： 數(shù)字信號(hào)處理
英文描述： 16-Bit Digital Signal Processor
中文描述： 16位數(shù)字信號(hào)處理器
文件頁數(shù)： 58/116頁
文件大?。?/td> 1485K
代理商： TMS320C241FNS
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
58
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
CAN memory map (continued)
Table 18. Mailbox Addresses
ADDRESS
OFFSET [5:0]
NAME
DESCRIPTION
UPPER HALF-WORD ADDRESS BIT 0 = 1
DESCRIPTION
LOWER HALF-WORD ADDRESS BIT 0 = 0
00h
MSGID0
Message ID for mailbox 0
Message ID for mailbox 0
02h
MSGCTRL0
Unused
RTR and DLC (bits 4 to 0)
04h
Datalow0
Databyte 0, Databyte 1 (DBO = 1)
Databyte 2, Databyte 3 (DBO = 1)
Databyte 3, Databyte 2 (DBO = 0)
Databyte 1, Databyte 0 (DBO = 0)
06h
Datahigh0
Databyte 4, Databyte 5 (DBO = 1)
Databyte 6, Databyte 7 (DBO = 1)
Databyte 7, Databyte 6 (DBO = 0)
Databyte 5, Databyte 4 (DBO = 0)
08h
MSGID1
Message ID for mailbox 1
Message ID for mailbox 1
0Ah
MSGCTRL1
Unused
RTR and DLC (bits 4 to 0)
0Ch
Datalow1
Databyte 0, Databyte 1 (DBO = 1)
Databyte 2, Databyte 3 (DBO = 1)
Databyte 3, Databyte 2 (DBO = 0)
Databyte 1, Databyte 0 (DBO = 0)
0Eh
Datahigh1
Databyte 4, Databyte 5 (DBO = 1)
Databyte 6, Databyte 7 (DBO = 1)
...
...
...
...
28h
MSGID5
Message ID for mailbox 5
Message ID for mailbox 5
2Ah
MSGCTRL5
Unused
RTR and DLC (bits 4 to 0)
2Ch
Datalow5
Databyte 0, Databyte 1 (DBO = 1)
Databyte 2, Databyte 3 (DBO = 1)
Databyte 3, Databyte 2 (DBO = 0)
Databyte 3, Databyte 2 (DBO = 0)
2Eh
Datahigh5
Databyte 4, Databyte 5 (DBO = 1)
Databyte 7, Databyte 6 (DBO = 0)
Databyte 6, Databyte 7 (DBO = 1)
Databyte 5, Databyte 4 (DBO = 0)
The DBO (Data Byte Order) bit is located in the MCR register and is used to define the order in which the data bytes are stored in the mailbox
when received and the order in which the data bytes are transmitted. Byte 0 is the first byte in the message and Byte 7 is the last one as shown
in the CAN message.
CAN interrupt logic
There are two interrupt requests from the CAN module to the Peripheral Interrupt Expansion (PIE) controller:
the Mailbox Interrupt and the Error Interrupt. Both interrupts can assert either a high-priority request or a
low-priority request to the CPU. The following events can initiate an interrupt:
Transmission Interrupt
A message was transmitted or received successfully—asserts the Mailbox Interrupt.
Abort Acknowledge Interrupt
A send transmission was aborted—asserts the Error Interrupt.
Write Denied Interrupt
The CPU tried to write to a mailbox but was not allowed to—asserts the Error Interrupt.
Wakeup Interrupt
After wakeup, this interrupt is generated—asserts the Error Interrupt, even when clocks are not running.
Receive Message Lost Interrupt
An old message was overwritten by a new one—asserts the Error Interrupt.
Bus-Off Interrupt
The CAN module enters the bus-off state—asserts the Error Interrupt.
Error Passive Interrupt
The CAN module enters the error passive mode—asserts the Error Interrupt.
Warning Level Interrupt
One or both of the error counters is greater than or equal to 96—asserts the Error Interrupt.
相關(guān)PDF資料
PDF描述
TMS320C241PGS 16-Bit Digital Signal Processor
TMS320F241FNQ 16-Bit Digital Signal Processor
TMS320F241PGQ 16-Bit Digital Signal Processor
TMS320F243PGEQ 16-Bit Digital Signal Processor
TMS320F243PGES 16-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C241PGS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C242 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER
TMS320C242FN 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER
TMS320C242FNA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C242FNS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*